SC2200 datasheet(351/433 Pages) NSC

351 / 433 page

Revision 3.0

351

www.national.com

Video Processor Module (Continued)

1:0

VID_SEL (Video Select). Selects the source of the video data.

00: GX1 module.

10: VIP block.

01: Reserved.

11: Reserved.

The GX1 module’s video clock must be active at all times, regardless of the source of video input.

Offset 404h-407h

Reserved

Reset Value: 00000000h

Offset 408h-40Bh

Video Processor Test Mode Register (R/W)

Reset Value: 00000000h

31:0

Reserved.

Offset 40Ch-41Fh

Reserved

Offset 420h-423h

GenLock Register (R/W)

Reset Value: 00000000h

31:24

Reserved. Must be set to 0.

0DD_TO (Odd Field Time Out). Indicates CGENTO0 (F4BAR0+Memory Offset 43Ch[15:0]) has expired. This bit can be

reset bywriting 1toit.

EVEN_TO (Even Field Time Out). Indicates CGENTO1 (F4BAR0+Memory Offset 43Ch[31:16]) has expired. This bit can

be reset bywriting1toit.

21:9

Reserved.

Reserved. Set to 0.

GENLOCK_TOUT_EN (GenLock Timeout Enable).

0: Disable.

1: Enable timeout.

VIP_VSYNC_EDGE_SEL (VIP VSYNC Edge Select). Selects which edge of the VSYNC signal should be synchronized

with VIP.

0: Rising edge.

1: Falling edge.

GX1_VSYNC_EDGE_SEL (GX1 VSYNC Edge Select). Selects which edge of the VSYNC signal should be synchronized

with the GX1 module.

0: Rising edge.

1: Falling edge.

CT_GENLOCK_EN (Enable Continuous GenLock Function).

0: The continuous GenLock function is disabled.

1: Enable locking (i.e., synchronization) of the GX1 VSYNC with the VIP VSYNC on every VSYNC (i.e., continuous lock-

ing).

Note:

If bit 0 (SG_GENLOCK_EN) = 1, it overrides the value of this bit.

Note:

Reserved. Set to 0.

Offset 424h-427h

GenLock Delay Register (R/W)

Reset Value: 00000000h

31:21

Reserved.

20:0

GENLOCK_DEL (GenLock Delay). Indicates the delay (in 27 MHz clocks) between the VIP VSYNC and the GX1 module’s

Display Controller VSYNC.

Offset 428h-43Bh

Reserved

Offset 43Ch-43Fh

Continuous GenLock Timeout Register (R/W)

Reset Value: 1FFF1FFFh

31:16

CGENTO1 (Even Field Continuous GenLock Timeout).

15:0

CGENTO0 (Odd Field Continuous GenLock Timeout).

Table 6-7. F4BAR0+Memory Offset: Video Processor Configuration Registers (Continued)

Bit

Description

SC2200 Datasheet(PDF) 351 Page - National Semiconductor (TI)

SC2200 Datasheet(HTML) 351 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL