Electronic Components Datasheet Search
  English  ▼

X  

SC2200 Datasheet(PDF) 381 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # SC2200
Description  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 Datasheet(HTML) 381 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 377Page - National Semiconductor (TI) SC2200 Datasheet HTML 378Page - National Semiconductor (TI) SC2200 Datasheet HTML 379Page - National Semiconductor (TI) SC2200 Datasheet HTML 380Page - National Semiconductor (TI) SC2200 Datasheet HTML 381Page - National Semiconductor (TI) SC2200 Datasheet HTML 382Page - National Semiconductor (TI) SC2200 Datasheet HTML 383Page - National Semiconductor (TI) SC2200 Datasheet HTML 384Page - National Semiconductor (TI) SC2200 Datasheet HTML 385Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 381 / 433 page
background image
Revision 3.0
381
www.national.com
Electrical Specifications (Continued)
Figure 8-14. PCICLK Timing and Measurement Points
tHIGH
0.4 VIO,p-to-p
(minimum)
0.6VIO
0.2VIO
0.5 VIO
0.4 VIO
0.3 VIO
tCYC
tLOW
PCICLK
Table 8-19. PCI Timing Parameters
Symbol
Parameter
Min
Max
Unit
Comments
tVAL
PCICLK to Signal Valid Delay1,2,4 (on the bus)
211
ns
tVAL(ptp)
PCICLK to Signal Valid Delay1,2,4 (point-to-point)
212
ns
tON
Float toActiveDelay1,3
2ns
tOFF
Active to Float Delay1,3
28
ns
tSU
Input Setup Time to PCICLK4,5 (on the bus)
7ns
tSU(ptp)
Input Setup Time to PCICLK4,5
(point-to-point)
10,12
ns
tH
Input Hold Time from PCICLK5
0ns
tRST
PCIRST# Active Time After Power Stable6,3
1ms
tRST-CLK
PCIRST# Active Time After PCICLK Stable6,3
100
µs
tRST-OFF
PCIRST# Active to Output Float Delay3,6,7,
40
ns
1.
See the timing measurement conditions in Figure 8-16.
2.
Minimum times are evaluated with same load used for slew rate measurement (as shown in note 3 of Table ); maximum
times are evaluated with the load circuits shown in Figure 8-15, for high-going and low-going edges respectively.
3.
Not 100% tested.
4.
REQ# and GNT# are point-to-point signals, and have different output valid delay and input setup times than do signals
on the bus. GNT# has a setup time of 10 ns; REQ# has a setup time of 12 ns. All other signals are sent via the bus.
5.
See the timing measurement conditions in Figure 8-17.
6.
PCIRST# is asserted and deasserted asynchronously with respect to PCICLK (see Figure 8-18).
7.
All output drivers are asynchronously floated when PCIRST# is active.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com