 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HT68F002 Datasheet(PDF) 35 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT68F002 Datasheet(HTML) 35 Page - Holtek Semiconductor Inc |
|
|
35 / 119 page  Rev. 1.41 34 April 11, 2017 Rev. 1.41 35 April 11, 2017 HT68F002/HT68F0025/HT68F003 Cost-Effective Flash MCU with EEPROM HT68F002/HT68F0025/HT68F003 Cost-Effective Flash MCU with EEPROM NORMAL Mode Asthenamesuggeststhisisoneofthemainoperatingmodeswherethemicrocontrollerhasall ofitsfunctionsoperationalandwherethesystemclockisprovidedthehighspeedoscillator.This modeoperatesallowingthemicrocontrollertooperatenormallywithaclocksourcewillcomefrom thehighspeedoscillatorHIRC.Thehighspeedoscillatorwillhoweverfirstbedividedbyaratio rangingfrom1to64,theactualratiobeingselectedbytheCKS2~CKS0andHLCLKbitsinthe SMODregister.Althoughahighspeedoscillatorisused,runningthemicrocontrolleratadivided clockratioreducestheoperatingcurrent. SLOW Mode Thisisalsoamodewherethemicrocontrolleroperatesnormallyalthoughnowwithaslower speedclocksource.TheclocksourceusedwillbefromthelowspeedoscillatorLIRC.Running themicrocontrollerinthismodeallowsittorunwithmuchloweroperatingcurrents.IntheSLOW Mode,thefHisoff. SLEEP0 Mode TheSLEEPModeisenteredwhenanHALTinstructionisexecutedandwhentheIDLENbitinthe SMODregisterislow.IntheSLEEP0modetheCPUwillbestopped,andthefLIRCclockwillbe stoppedtoo,andtheWatchdogTimerfunctionisdisabled. SLEEP1 Mode TheSLEEPModeisenteredwhenanHALTinstructionisexecutedandwhentheIDLENbitinthe SMODregisterislow.IntheSLEEP1modetheCPUwillbestopped.HoweverthefLIRCclockswill continuetooperateiftheWatchdogTimerfunctionisenabled. IDLE0 Mode TheIDLE0ModeisenteredwhenaHALTinstructionisexecutedandwhentheIDLENbitinthe SMODregisterishighandtheFSYSONbitintheSMOD1registerislow.IntheIDLE0Modethe systemoscillatorwillbeinhibitedfromdrivingtheCPUbutsomeperipheralfunctionswillremain operationalsuchastheWatchdogTimerandTMs.IntheIDLE0Mode,thesystemoscillatorwillbe stopped. IDLE1 Mode TheIDLE1ModeisenteredwhenaHALTinstructionisexecutedandwhentheIDLENbitinthe SMODregisterishighandtheFSYSONbitintheSMOD1registerishigh.IntheIDLE1Modethe systemoscillatorwillbeinhibitedfromdrivingtheCPUbutmaycontinuetoprovideaclocksource tokeepsomeperipheralfunctionsoperationalsuchastheWatchdogTimerandTMs.IntheIDLE1 Mode,thesystemoscillatorwillcontinuetorun,andthissystemoscillatormaybehighspeedorlow speedsystemoscillator.IntheIDLE1Mode,theWatchdogTimerclock,fLIRC,willbeon. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
