| Electronic Components Datasheet Search |
|
CS43130 Datasheet(PDF) 97 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS43130 Datasheet(HTML) 97 Page - Cirrus Logic |
|
97 / 137 page ![]() DS1073F1 97 CS43130 7.1 Global Registers 1 XSP_3ST Determines the state of the XSP clock drivers when in Master Mode. When in Slave Mode, the serial port clocks are inputs, whose function is not affected by this bit. Before setting an xSP_3ST bit, the associated serial port must be powered down and not powered up until the xSP_3ST bit is cleared. 0 When in Master Mode, serial port clocks are active. 1 (Default) When in Master Mode, serial port clocks are Hi-Z. 0 ASP_3ST Determines the state of the ASP clock drivers when in Master Mode. When in Slave Mode, the serial port clock pins are inputs, whose function is not affected by this bit. Before setting an xSP_3ST bit, the associated serial port must be powered down and not powered up until the xSP_3ST bit is cleared. 0 When in Master Mode, serial port clocks are active. 1 (Default) When in Master Mode, serial port clocks are Hi-Z. 7.1.10 Power Down Control Address 0x20000 R/W 76543210 PDN_XSP PDN_ASP PDN_DSDIF PDN_HP PDN_XTAL PDN_PLL PDN_CLKOUT — Default 11111110 Bits Name Description 7 PDN_XSP XSP input path power control. Configures XSP SDIN path power state. 0 Powered up. 1 (Default) Powered down. 6 PDN_ASP ASP input path power control. Configures ASP SDIN path power state. 0 Powered up. 1 (Default) Powered down. 5 PDN_DSDIF DSD interface power control. Sets the power state of the DSD interface block. 0 Powered up. 1 (Default) Powered down. 4 PDN_HP Power down HPOUTx. 0 Powered up. The HP driver and DACx are powered up. 1 (Default) Powered down. The HP driver and DACx are powered down. When this bit is set, the audio outputs are soft ramped to mute. 3 PDN_XTAL Power down crystal oscillator. 0 Powered up. The XTAL driver is powered up to start generating MCLK. 1 (Default) Powered down. The XTAL driver is powered down. 2 PDN_PLL PLL output power control. Sets the power state of the PLL block. 0 Powered up. 1 (Default) Powered down. PLL block is powered down. 1PDN_ CLKOUT CLKOUT output power control. Sets the power state of the CLOCKOUT output. 0 Powered up 1 (Default) Powered down. CLKOUT are driven low. 0— Reserved 7.1.11 Crystal Setting Address 0x20052 R/W 76543210 — XTAL_IBIAS Default 00000100 Bits Name Description 7:3 — Reserved 2:0 XTAL_IBIAS Crystal bias current strength. 010 15.0 µA 100 (Default) 12.5 µA 110 7.5 µA Others Reserved Bits Name Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |