| Electronic Components Datasheet Search |
|
PCF26100 Datasheet(PDF) 6 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF26100 Datasheet(HTML) 6 Page - NXP Semiconductors |
|
6 / 28 page ![]() This text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here in _white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader.This text is here inThis text is here in white to force landscape pages to be rotated correctly when browsing through the pdf in the Acrobat reader. white to force landscape pages to be ... 5.2 Pin description Table 1 Pin description for the TFABGA48 package SYMBOL BALL DESCRIPTION I/O SIGNAL TYPE SOURCE POR A1 reset output to baseband controller O 1 × CMOS output BB SHIFTCTRL C2 test mode I non-inverting CMOS input with pull-down test VIO_POWER B1 power-on reset reference I Schmitt-trigger input VDD C1 core supply voltage P core power LPO_CLK D1 3.2 kHz low-power clock to baseband controller O 1 × CMOS output BB PX_ON E1 receive packet synchronization correlation achieved I non-inverting CMOS input BB VSS(I/O) E2 I/O ground supply P I/O ground SYS_CLK_REQ F1 system clock control input from baseband controller I non-inverting CMOS input BB SYS_CLK G1 controlled system clock output to baseband controller O3 × CMOS output BB TX_CLK F2 transmit data clock output to baseband controller O 1 × CMOS output BB VSS G2 core ground supply P core ground RX_DATA H1 receive data output to baseband controller O 1 × CMOS output BB ANATEST G3 test mode I non-inverting CMOS input with pull-down test VSS(osc) H2 oscillator ground supply P oscillator ground XOUT H3 oscillator output O oscillator output misc XIN H4 oscillator input I oscillator input misc VDD(osc) H5 oscillator supply voltage P oscillator power VDD(I/O) G5 I/O supply voltage P I/O power POR_EXT H6 reset and POR on control input I non-inverting CMOS input host TEST_EN H7 test mode I non-inverting CMOS input with pull-down test SLCCTR G6 DC offset control to UAA3558 O 1 × CMOS output VSS(I/O) G7 I/O ground supply P I/O ground S_EN H8 serial interface and timing control output to UAA3558 O 1 × CMOS output UAA S_CLK F7 serial interface clock output to UAA3558 O 1 × CMOS output UAA S_DATA G8 serial interface data output to UAA3558 O 1 × CMOS output UAA REF_CLK F8 reference clock output to UAA3558 O 3 × CMOS output UAA VSSA E8, D8 analog ground supply P analog ground RSSI D7 RSSI analog input from UAA3558 I analog input UAA T_GFSK C8 analog transmit data output to UAA3558 O analog output UAA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |