Electronic Components Datasheet Search
  English  ▼

X  

PCF26100 Datasheet(PDF) 11 Page - NXP Semiconductors

Part # PCF26100
Description  Bluetooth Adapter IC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF26100 Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button PCF26100 Datasheet HTML 7Page - NXP Semiconductors PCF26100 Datasheet HTML 8Page - NXP Semiconductors PCF26100 Datasheet HTML 9Page - NXP Semiconductors PCF26100 Datasheet HTML 10Page - NXP Semiconductors PCF26100 Datasheet HTML 11Page - NXP Semiconductors PCF26100 Datasheet HTML 12Page - NXP Semiconductors PCF26100 Datasheet HTML 13Page - NXP Semiconductors PCF26100 Datasheet HTML 14Page - NXP Semiconductors PCF26100 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
2001 Jun 19
11
Philips Semiconductors
Preliminary specification
Bluetooth Adapter IC
PCF26100
6.3.2
RESET
The PCF26100 is reset with a Power-on reset using the
VIO_POWER signal. This will reset all registers and put
the device into a known state. The POR_EXT reset signal
will also reset the device and put it in the same state as the
Power-on reset. However, POR_EXT is intended to be
used for a reset from a host.
Following the Power-on reset or a reset by POR_EXT, the
system oscillator is started and the SYS_CLK output is
activated (enabled). The SYS_CLK output can be
controlled by the SYS_CLK_REQ signal but only if the ‘rdy’
bit in the Control Register has been set to logic 1.
The function of SYS_CLK_REQ has 2 phases:
1. After reset, SYS_CLK_REQ is not taken into account
for the generation of SYS_CLK. After reset the 13 MHz
system clock is enabled on SYS_CLK.
2. Once the ‘rdy’ bit is set to logic 1, the 13 MHz clock on
the SYS_CLK is controlled with SYS_CLK_REQ.
The SYS_CLK_REQ signal will not control or disable the
oscillator.
The LPO_CLK output is only controlled by the POR_EXT
signal which also controls the POR output. The POR is
activated 4 SYS_CLK cycles after POR_EXT.
handbook, full pagewidth
MGT755
phase 1 Rdy = 0
phase 2 Rdy = 1
POR
VIO_POWER
LPO_CLK
SYS_CLK_REQ
SYS_CLK
OSC
POR_EXT
Fig.4 Reset timing.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com