| Electronic Components Datasheet Search |
|
AM3351 Datasheet(PDF) 125 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM3351 Datasheet(HTML) 125 Page - Texas Instruments |
|
125 / 252 page ![]() RGMII[x]_TCLK (A) RGMII[x]_TD[3:0] (B) RGMII[x]_TCTL (B) 1 1st Half-byte TXERR TXEN 2nd Half-byte 1 2 RGMII[x]_TCLK 4 4 2 3 1 125 AM3359, AM3358, AM3357, AM3356, AM3354, AM3352, AM3351 www.ti.com SPRS717J – OCTOBER 2011 – REVISED APRIL 2016 Submit Documentation Feedback Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352 AM3351 Peripheral Information and Timings Copyright © 2011–2016, Texas Instruments Incorporated Table 7-18. Switching Characteristics for RGMII[x]_TCLK - RGMII Mode (see Figure 7-15) NO. PARAMETER 10 Mbps 100 Mbps 1000 Mbps UNIT MIN TYP MAX MIN TYP MAX MIN TYP MAX 1 tc(TXC) Cycle time, TXC 360 440 36 44 7.2 8.8 ns 2 tw(TXCH) Pulse duration, TXC high 160 240 16 24 3.6 4.4 ns 3 tw(TXCL) Pulse duration, TXC low 160 240 16 24 3.6 4.4 ns 4 tt(TXC) Transition time, TXC 0.75 0.75 0.75 ns Figure 7-15. RGMII[x]_TCLK Timing - RGMII Mode Table 7-19. Switching Characteristics for RGMII[x]_TD[3:0], and RGMII[x]_TCTL - RGMII Mode (see Figure 7-16) NO. PARAMETER 10 Mbps 100 Mbps 1000 Mbps UNIT MIN TYP MAX MIN TYP MAX MIN TYP MAX 1 tsk(TD-TXC) TD to TXC output skew –0.5 0.5 –0.5 0.5 –0.5 0.5 ns tsk(TX_CTL-TXC) TX_CTL to TXC output skew –0.5 0.5 –0.5 0.5 –0.5 0.5 2 tt(TD) Transition time, TD 0.75 0.75 0.75 ns tt(TX_CTL) Transition time, TX_CTL 0.75 0.75 0.75 A. The EMAC and switch implemented in the AM335x device supports internal delay mode, but timing closure was not performed for this mode of operation. Therefore, the AM335x device does not support internal delay mode. B. Data and control information is transmitted using both edges of the clocks. RGMII[x]_TD[3:0] carries data bits 3-0 on the rising edge of RGMII[x]_TCLK and data bits 7-4 on the falling edge of RGMII[x]_TCLK. Similarly, RGMII[x]_TCTL carries TXEN on rising edge of RGMII[x]_TCLK and TXERR of falling edge of RGMII[x]_TCLK. Figure 7-16. RGMII[x]_TD[3:0], RGMII[x]_TCTL Timing - RGMII Mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |