AD9558 datasheet(6/105 Pages) AD

6 / 105 page

AD9558

Data Sheet

Rev. C | Page 6 of 105

POWER DISSIPATION

Table 3.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

POWER DISSIPATION

Typical Configuration

0.47

0.74

1.02

System clock: 49.152 MHz crystal; DPLL active;

both 19.44 MHz input references in differential mode;

one HSTL driver at 644.53125 MHz;

one 3.3 V CMOS driver at 161.1328125 MHz and 80 pF

capacitive load on CMOS output

All Blocks Running

0.6

1.0

1.32

System clock: 49.152 MHz crystal; DPLL active;

both input references in differential mode;

four HSTL drivers at 750 MHz;

four 3.3 V CMOS drivers at 250 MHz and 80 pF capacitive

load on CMOS outputs

Full Power-Down

125

Typical configuration with no external pull-up or pull-down

resistors; approximately 2/3 of this power is on AVDD3

Incremental Power Dissipation

Conditions = typical configuration; table values show the

change in power due to the indicated operation

Input Reference On/Off

Differential Without Divide-by-2

Additional current draw is in the DVDD3 domain only

Differential With Divide-by-2

Additional current draw is in the DVDD3 domain only

Single-Ended (Without Divide-by-2)

Additional current draw is in the DVDD3 domain only

Output Distribution Driver On/Off

LVDS (at 750 MHz)

Additional current draw is in the AVDD domain only

HSTL (at 750 MHz)

Additional current draw is in the AVDD domain only

1.8 V CMOS (at 250 MHz)

A single 1.8 V CMOS output with an 80 pF load

3.3 V CMOS (at 250 MHz)

A single 3.3 V CMOS output with an 80 pF load

Other Blocks On/Off

Second RF Divider

Additional current draw is in the AVDD domain only

Channel Divider Bypassed

Additional current draw is in the AVDD domain only

LOGIC INPUTS (SYNC, RESET, PINCONTROL, M7 TO M0)

Table 4.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LOGIC INPUTS (SYNC, RESET, PINCONTROL)

Input High Voltage (VIH)

2.1

Input Low Voltage (VIL)

0.8

Input Current (IINH, IINL)

±50

±100

µA

Input Capacitance (CIN)

LOGIC INPUTS (M7 to M0)

Input High Voltage (VIH)

2.5

Input ½ Level Voltage (VIM)

1.0

2.2

Input Low Voltage (VIL)

0.6

Input Current (IINH, IINL)

±60

±100

µA

Input Capacitance (CIN)

AD9558 Datasheet(PDF) 6 Page - Analog Devices

AD9558 Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL