Electronic Components Datasheet Search
  English  ▼

X  

AD9558 Datasheet(PDF) 7 Page - Analog Devices

Part # AD9558
Description  Quad Input Multiservice Line Card Adaptive Clock Translator with Frame Sync
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9558 Datasheet(HTML) 7 Page - Analog Devices

Back Button AD9558 Datasheet HTML 3Page - Analog Devices AD9558 Datasheet HTML 4Page - Analog Devices AD9558 Datasheet HTML 5Page - Analog Devices AD9558 Datasheet HTML 6Page - Analog Devices AD9558 Datasheet HTML 7Page - Analog Devices AD9558 Datasheet HTML 8Page - Analog Devices AD9558 Datasheet HTML 9Page - Analog Devices AD9558 Datasheet HTML 10Page - Analog Devices AD9558 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 105 page
background image
Data Sheet
AD9558
Rev. C | Page 7 of 105
LOGIC OUTPUTS (M7 TO M0, IRQ)
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LOGIC OUTPUTS (M7 to M0, IRQ)
Output High Voltage (VOH)
DVDD3 − 0.4
V
IOH = 1 mA
Output Low Voltage (VOL)
0.4
V
IOL = 1 mA
IRQ Leakage Current
Open-drain mode
Active Low Output Mode
−200
µA
VOH = 3.3 V
Active High Output Mode
100
µA
VOL = 0 V
SYSTEM CLOCK INPUTS (XOA, XOB)
Table 6.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SYSTEM CLOCK MULTIPLIER
Output Frequency Range
750
805
MHz
The VCO range may place limitations on
nonstandard system clock input
frequencies
Phase Frequency Detector (PFD) Rate
150
MHz
Frequency Multiplication Range
2
255
Assumes valid system clock and PFD
rates
SYSTEM CLOCK REFERENCE INPUT PATH
Input Frequency Range
10
600
MHz
Minimum Input Slew Rate
20
V/µs
Minimum limit imposed for jitter
performance
Common-Mode Voltage
1.05
1.16
1.25
V
Internally generated
Differential Input Voltage Sensitivity
250
mV p-p
Minimum voltage across pins required
to ensure switching between logic
states; the instantaneous voltage on
either pin must not exceed the supply
rails; can accommodate single-ended
input by ac grounding of complementary
input; 1 V p-p recommended for optimal
jitter performance
System Clock Input Doubler Duty Cycle
This is the amount of duty cycle
variation that can be tolerated on the
system clock input to use the doubler
System Clock Input = 50 MHz
45
50
55
%
System Clock Input = 20 MHz
46
50
54
%
System Clock Input = 16 MHz to 20 MHz
47
50
53
%
Input Capacitance
3
pF
Single-ended, each pin
Input Resistance
4.2
kΩ
CRYSTAL RESONATOR PATH
Crystal Resonator Frequency Range
10
50
MHz
Fundamental mode, AT cut crystal
Maximum Crystal Motional Resistance
100
Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com