Electronic Components Datasheet Search
  English  ▼

X  

USB97C201 Datasheet(PDF) 24 Page - SMSC Corporation

Part # USB97C201
Description  USB 2.0 ATA/ ATAPI Controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C201 Datasheet(HTML) 24 Page - SMSC Corporation

Back Button USB97C201 Datasheet HTML 20Page - SMSC Corporation USB97C201 Datasheet HTML 21Page - SMSC Corporation USB97C201 Datasheet HTML 22Page - SMSC Corporation USB97C201 Datasheet HTML 23Page - SMSC Corporation USB97C201 Datasheet HTML 24Page - SMSC Corporation USB97C201 Datasheet HTML 25Page - SMSC Corporation USB97C201 Datasheet HTML 26Page - SMSC Corporation USB97C201 Datasheet HTML 27Page - SMSC Corporation USB97C201 Datasheet HTML 28Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 59 page
background image
SMSC DS – USB97C201
Page 24
Rev. 03/25/2002
PRELIMINARY
Table 13 - GPIO Output Register
GPIO_OUT
(0x9A- RESET=0x00)
GPIO DATA OUTPUT
REGISTER
BIT
NAME
R/W
DESCRIPTION
7
GPIO7
R/W
GPIO7 Output Buffer Data
6
GPIO6
R/W
GPIO6 Output Buffer Data
5
GPIO5
R/W
GPIO5 Output Buffer Data
4
GPIO4/nWE
R/W
GPIO4 Output Buffer Data
3
GPIO3/T1
R/W
GPIO3 Output Buffer Data
2
GPIO2/T0
R/W
GPIO2 Output Buffer Data
1
GPIO1/TXD
R/W
GPIO1 Output Buffer Data
0
GPIO0/RXD
R/W
GPIO0 Output Buffer Data
Table 14 - GPIO Input Register
GPIO_IN
(0x9B- RESET=0x00)
GPIO INPUT REGISTER
BIT
NAME
R/W
DESCRIPTION
7
GPIO7
R
GPIO7 Input Buffer Data
6
GPIO6
R
GPIO6 Input Buffer Data
5
GPIO5
R
GPIO5 Input Buffer Data
4
GPIO4/nWE
R
GPIO4 Input Buffer Data
3
GPIO3/T1
R
GPIO3 Input Buffer Data
2
GPIO2/T0
R
GPIO2 Input Buffer Data
1
GPIO1/TXD
R
GPIO1 Input Buffer Data
0
GPIO0/RXD
R
GPIO0 Input Buffer Data
Table 15 – GPIO Interrupt Status Register (INT4)
GPIO_IRQ
(0XC0- RESET=0x00)
GPIO INTERRUPT STATUS REGISTER
BIT
NAME
R/W
DESCRIPTION
7
GPIO7_IRQ
R/W
1 = A level change has occurred on GPIO7.
6
GPIO6_IRQ
R/W
1 = A level change has occurred on GPIO6.
5
GPIO5_IRQ
R/W
1 = A level change has occurred on GPIO5.
4
GPIO4_IRQ
R/W
1 = A level change has occurred on GPIO4.
3
GPIO3_IRQ
R/W
1 = A level change has occurred on GPIO3.
2
GPIO2_IRQ
R/W
1 = A level change has occurred on GPIO2.
1
GPIO1_IRQ
R/W
1 = A level change has occurred on GPIO1.
0
GPIO0_IRQ
R/W
1 = A level change has occurred on GPIO0.
Note 1: Writing a “1” (one) to a bit clears the bit and enables the detection of the next level transition. If not masked
by the corresponding bit in the GPIO_MSK register, “1” in any bit in this register will force a “1” on the 8051
core’s external INT4 interrupt input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com