Electronic Components Datasheet Search
  English  ▼

X  

USB97C201 Datasheet(PDF) 26 Page - SMSC Corporation

Part # USB97C201
Description  USB 2.0 ATA/ ATAPI Controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB97C201 Datasheet(HTML) 26 Page - SMSC Corporation

Back Button USB97C201 Datasheet HTML 22Page - SMSC Corporation USB97C201 Datasheet HTML 23Page - SMSC Corporation USB97C201 Datasheet HTML 24Page - SMSC Corporation USB97C201 Datasheet HTML 25Page - SMSC Corporation USB97C201 Datasheet HTML 26Page - SMSC Corporation USB97C201 Datasheet HTML 27Page - SMSC Corporation USB97C201 Datasheet HTML 28Page - SMSC Corporation USB97C201 Datasheet HTML 29Page - SMSC Corporation USB97C201 Datasheet HTML 30Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 59 page
background image
SMSC DS – USB97C201
Page 26
Rev. 03/25/2002
PRELIMINARY
Table 17 - Utility Configuration Register
UTIL_CONFIG
(9D RESET=0x00)
UTILITY CONFIGURATION REGISTER
BIT
NAME
R/W
DESCRIPTION
7
SRAMSW
R/W
1 = The 768 byte SRAM is located at 0x0400-
0x06FF in the Code Space, instead of
external Memory.
0 = The 768 byte SRAM is located at 0x0400-
0x06FF in the XDATA space.
6
Reserved
R/W
Reserved. This bit should never be written to
a “1”.
5
GPIO0_TOG
R/W
1 = GPIO0 Output Auto Toggle enabled.
0 = Disabled, normal operation occurs.
4
GPIO4/nWE
R/W
GPIO4/SOF Output Select Mux
0 = GPIO4
1 = The IDE_nIOW signal is output.
3
GPIO3/T1
R/W
P3.5 Timer 1 input trigger source
0 = GPIO3
1 = TBD
2
GPIO2/T0
R/W
P3.4 Timer 0 input trigger source
0 = GPIO2
1 = TBD
1
GPIO1/TXD
R/W
GPIO1/TXD Output Select Mux
0 = GPIO1
1 = P3.1
0
GPIO0/RXD
R/W
P3.0 RXD/GPIO0 Input Select Mux
0 = RXD<=GPIO0
1 = RXD<='0'
Note 1: GPIO0, when used as an output, will automatically toggle with 1second period and 50% duty cycle if
GPIO0_TOG is high.
Table 18 – SRAM Data Port Register
SRAM_DATA
(0x9F- RESET=0x00)
SRAM DATA PORT
REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
SRAM_DATA
[7:0]
R/W
Data to be read or written
from/to the buffer SRAM. The
address
of
the
data
is
determined
by
the
SRAM_ADD1/2 registers. Data
to be written will be done so
upon
write
of
this
register.
While reads of the register
always reflects the data at the
memory location.
Table 19 – SRAM Address Register 1
SRAM_ADD1
(A1 RESET=0x00)
SRAM ADDRESS REGISTER 1
BIT
NAME
R/W
DESCRIPTION
[7:0]
SRAM_ADD
[7:0]
R/W
This register contains lower bits
of the address in the buffer
RAM
that
the
SRAM_DATA
register reads or writes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com