USB97C201 datasheet(35/59 Pages) SMSC

35 / 59 page

SMSC DS – USB97C201

Page 35

Rev. 03/25/2002

PRELIMINARY

Table 37 – Endpoint 0 Transmit Byte Count Register

EP0TX_BC

(0xB6 - RESET=0x00)

ENDPOINT 0 TRANSMIT BYTE COUNT REGISTER

BIT

NAME

R/W

DESCRIPTION

Reserved

This bit always reads “0”.

64BYTE

R/W

1 = Indicates that 64 Bytes are to be transmitted.

[5:0]

COUNT

R/W

Indicates the byte count of the packet to be sent on EP0

and stored in SRAM beginning at address 0x0040.

Note: A zero length packet may be sent by just clearing this register and setting the TX bit in the EP0TX_CTL

Table 38 – Endpoint 1 Receive Byte Count Register

EP1RX_BC

(0xB7 - RESET=0x00)

ENDPOINT 1 RECEIVE BYTE COUNT REGISTER

BIT

NAME

R/W

DESCRIPTION

Reserved

This bit always reads “0”.

64BYTE

1 = Indicates that 64 Bytes were received.

[5:0]

COUNT

Indicates the byte count of the packet received on EP1 and

stored in SRAM beginning at address 0x0080.

Notes:

This register is updated at the end of a transfer and is actually the least significant bits of the ending address in

the SRAM buffer.

This register is cleared if a SETUP packet is received on EP0.

Table 39 – Endpoint 1 Transmit Byte Count Register

EP1TX_BC

(0xC7 - RESET=0x00)

ENDPOINT 1 TRANSMIT BYTE COUNT REGISTER

BIT

NAME

R/W

DESCRIPTION

Reserved

This bit always reads “0”.

64BYTE

R/W

1 = Indicates that 64 Bytes are to be transmitted.

[5:0]

COUNT

R/W

Indicates the byte count of the packet to be sent on EP1

and stored in SRAM beginning at address 0x00C0.

Note: A zero length packet may be sent by just clearing this register and setting the TX bit in the EP1TX_CTL

Table 40 – RAM Buffer Write Byte Count Register A1

RAMWRBC_A1

(0xCE - RESET=0x00)

RAM BUFFER WRITE BYTE COUNT REGISTER A1

BIT

NAME

R/W

DESCRIPTION

[7:2]

Reserved

This bit always reads “0”.

512Bytes

1 = Indicates that 512 bytes were transferred

COUNT8

Bit 8 of the byte count for the data transferred.

Table 41 – RAM BUFFER WRITE Byte Count Register A2 Register

RAMWRBC_A2

(0xCF- RESET=0x00)

RAM BUFFER WRITE BYTE COUNT REGISTER A2

BIT

NAME

R/W

DESCRIPTION

[7:0]

COUNT[7:0]

Bits 7 thru 0 the byte count of the data transferred to the

SRAM. The data is stored beginning at address 0x0100

Table 42 – RAM Buffer Write Byte Count Register B1

RAMWRBC_B1

(0xD1 - RESET=0x00)

RAM BUFFER WRITE BYTE COUNT REGISTER B1

USB97C201 Datasheet(PDF) 35 Page - SMSC Corporation

USB97C201 Datasheet(HTML) 35 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL