Electronic Components Datasheet Search
  English  ▼

X  

PR533 Datasheet(PDF) 11 Page - NXP Semiconductors

Part # PR533
Description  USB NFC integrated reader solution
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PR533 Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button PR533 Datasheet HTML 7Page - NXP Semiconductors PR533 Datasheet HTML 8Page - NXP Semiconductors PR533 Datasheet HTML 9Page - NXP Semiconductors PR533 Datasheet HTML 10Page - NXP Semiconductors PR533 Datasheet HTML 11Page - NXP Semiconductors PR533 Datasheet HTML 12Page - NXP Semiconductors PR533 Datasheet HTML 13Page - NXP Semiconductors PR533 Datasheet HTML 14Page - NXP Semiconductors PR533 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
PR533_SDS
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product short data sheet
COMPANY PUBLIC
Rev. 3.6 — 27 October 2014
206436
11 of 36
NXP Semiconductors
PR533
USB NFC integrated reader solution
10.3 Typical 27.12 MHz Crystal requirements
10.4 Pin characteristics for 27.12 MHz XTAL Oscillator (OSCIN, OSCOUT)
[1]
n(th) and f
n(th) define the mask for maximum acceptable phase noise of the clock signal at the OSCIN, OSCOUT inputs. See Figure 3
“27.12 MHz input clock phase noise spectrum mask”.
Table 10.
Crystal requirements
Symbol Parameter
Conditions
Min
Typ
Max
Unit
fxtal
crystal frequency
27.107
27.12
27.133
MHz
ESR
equivalent series resistance
-
-
100
CL
load capacitance
-
10
-
pF
Pxtal
crystal power dissipation
100
-
-
W
Table 11.
Pin characteristics for 27.12 MHz XTAL Oscillator (OSCIN, OSCOUT)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
ILI
input leakage current
RSTPD_N = 0 V
1-
+1
mA
VIH
HIGH-level input voltage
0.7
 V
DDA
-VDDA
V
VIL
LOW-level input voltage
0
-
0.3
 V
DDA
V
VOH
HIGH-level output voltage
-
1.1
-
V
VOL
LOW-level output voltage
-
0.2
-
V
fclk
clock frequency
0.05 %
27.12
+0.05 %
MHz
duty cycle
40
50
60
%
n(th)
phase noise threshold
[1] --
140
dBc/Hz
fn(th)
phase noise threshold fre-
quency
n(th) = 140dBc/Hz;
20dB/decade slope
[1] -
-
50
kHz
OSCIN
Vi
input voltage
DC
-
0.65
-
V
Ci
input capacitance
VDDA = 2.8 V; Vi (DC) = 0.65 V;
Vi (AC) = 1 V p-p
-2
-
pF
OSCOUT
Ci
input capacitance
-
2
-
pF
Fig 3.
27.12 MHz input clock phase noise spectrum mask
φn(th)
phase noise
(dBc/Hz)
-20 dB/decade
acceptable phase
noise area
001aao393
fφn(th)
frequency (Hz)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com