Electronic Components Datasheet Search
  English  ▼

X  

845GL Datasheet(PDF) 99 Page - Intel Corporation

Part # 845GL
Description  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

845GL Datasheet(HTML) 99 Page - Intel Corporation

Back Button 845GL Datasheet HTML 95Page - Intel Corporation 845GL Datasheet HTML 96Page - Intel Corporation 845GL Datasheet HTML 97Page - Intel Corporation 845GL Datasheet HTML 98Page - Intel Corporation 845GL Datasheet HTML 99Page - Intel Corporation 845GL Datasheet HTML 100Page - Intel Corporation 845GL Datasheet HTML 101Page - Intel Corporation 845GL Datasheet HTML 102Page - Intel Corporation 845GL Datasheet HTML 103Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 193 page
background image
Intel® 82845G/82845GL/82845GV GMCH Datasheet
99
Register Description
3.5.3.14
ROMADR—Video BIOS ROM Base Address Registers (Device 2)
Address Offset:
30–33h
Default Value:
00000000h
Access:
R/W, RO
Size:
32 bits
The IGD does not use a separate BIOS ROM; therefore, this register is hardwired to zeros.
3.5.3.15
CAPPOINT—Capabilities Pointer Register (Device 2)
Address Offset:
34h
Default Value:
D0h
Access:
RO
Size:
8 bits
3.5.3.16
INTRLINE—Interrupt Line Register (Device 2)
Address Offset:
3Ch
Default Value:
00h
Access:
R/W
Size:
8 bits
Bit
Description
31:18
ROM Base Address—RO.
Hardwired to zeros.
17:11
Address Mask—RO.
Hardwired to zeros to indicate 256-KB address range.
10:1
Reserved. Hardwired to zeros.
0
ROM BIOS Enable—RO.
Hardwired to 0 to indicate that the ROM is not accessible.
Bit
Description
7:0
Capabilities Pointer Value.
This field contains an offset into the function’s PCI Configuration Space
for the first item in the New Capabilities Linked List, the ACPI registers at address D0h.
Bit
Description
7:0
Interrupt Connection.
This field is used to communicate interrupt line routing information. POST
software writes the routing information into this register as it initializes and configures the system.
The value in this register indicates which input of the system interrupt controller that the device’s
interrupt pin is connected to. This register is needed for Plug N Play software.
Settings of this register field has no effect on GMCH operation as there is no hardware functionality
associated with this register, other than the hardware implementation of the R/W register itself.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com