Electronic Components Datasheet Search
  English  ▼

X  

M263 Datasheet(PDF) 302 Page - Nuvoton Technology Corporation

Part # M263
Description  Arm짰 Cortex짰-M 32-bit Microcontroller
PDF  398 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUVOTON [Nuvoton Technology Corporation]
Direct Link  http://www.nuvoton.com
Logo NUVOTON - Nuvoton Technology Corporation

M263 Datasheet(HTML) 302 Page - Nuvoton Technology Corporation

Back Button M263 Datasheet HTML 298Page - Nuvoton Technology Corporation M263 Datasheet HTML 299Page - Nuvoton Technology Corporation M263 Datasheet HTML 300Page - Nuvoton Technology Corporation M263 Datasheet HTML 301Page - Nuvoton Technology Corporation M263 Datasheet HTML 302Page - Nuvoton Technology Corporation M263 Datasheet HTML 303Page - Nuvoton Technology Corporation M263 Datasheet HTML 304Page - Nuvoton Technology Corporation M263 Datasheet HTML 305Page - Nuvoton Technology Corporation M263 Datasheet HTML 306Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 302 / 398 page
background image
M261/M262/M263
Mar 25, 2020
Page 302 of 398
Rev 1.02
6.6
General Purpose I/O (GPIO)
6.6.1
Overview
This chip has up to 107 General Purpose I/O pins to be shared with other function pins depending on
the chip configuration. These 107 pins are arranged in 8 ports named as PA, PB, PC, PD, PE, PF, PG
and PH. PA, PB and PE has 16 pins on port. PC has 14 pins on port. PD has 15 pins on port. PF has
12 pins on port. PG has 10 pins on port. PH has 8 pins on port. Each of the 107 pins is independent
and has the corresponding register bits to control the pin mode function and data.
The I/O type of each of I/O pins can be configured by software individually as Input, Push-pull output,
Open-drain output or Quasi-bidirectional mode. After the chip is reset, the I/O mode of all pins are
depending on CIOINI (CONFIG0[10]).
6.6.2
Features
Four I/O modes:
–
Quasi-bidirectional mode
–
Push-Pull Output mode
–
Open-Drain Output mode
–
Input only with high impendence mode
TTL/Schmitt trigger input selectable
I/O pin can be configured as interrupt source with edge/level setting
Supports High Drive and High Slew Rate I/O mode
Configurable default I/O mode of all pins after reset by CIOINI (CONFIG0[10]) setting
–
CIOINI = 0, all GPIO pins in Quasi-bidirectional mode after chip reset
–
CIOINI = 1, all GPIO pins in input mode after chip reset
I/O pin internal pull-up resistor enabled only in Quasi-bidirectional I/O mode
Enabling the pin interrupt function will also enable the wake-up function
Improve access efficiency by using single cycle I/O bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com