Electronic Components Datasheet Search
  English  ▼

X  

M263 Datasheet(PDF) 319 Page - Nuvoton Technology Corporation

Part # M263
Description  Arm짰 Cortex짰-M 32-bit Microcontroller
PDF  398 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUVOTON [Nuvoton Technology Corporation]
Direct Link  http://www.nuvoton.com
Logo NUVOTON - Nuvoton Technology Corporation

M263 Datasheet(HTML) 319 Page - Nuvoton Technology Corporation

Back Button M263 Datasheet HTML 315Page - Nuvoton Technology Corporation M263 Datasheet HTML 316Page - Nuvoton Technology Corporation M263 Datasheet HTML 317Page - Nuvoton Technology Corporation M263 Datasheet HTML 318Page - Nuvoton Technology Corporation M263 Datasheet HTML 319Page - Nuvoton Technology Corporation M263 Datasheet HTML 320Page - Nuvoton Technology Corporation M263 Datasheet HTML 321Page - Nuvoton Technology Corporation M263 Datasheet HTML 322Page - Nuvoton Technology Corporation M263 Datasheet HTML 323Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 319 / 398 page
background image
M261/M262/M263
Mar 25, 2020
Page 319 of 398
Rev 1.02
6.20
Quad Serial Peripheral Interface (QSPI)
6.20.1
Overview
The Quad Serial Peripheral Interface (QSPI) applies to synchronous serial data communication and
allows full duplex transfer. Devices communicate in Master/Slave mode with the 4-wire bi-direction
interface. The M261/M262/M263 series contains one QSPI controller performing a serial-to-parallel
conversion on data received from a peripheral device, and a parallel-to-serial conversion on data
transmitted to a peripheral device.
The QSPI controller supports 2-bit Transfer mode to perform full-duplex 2-bit data transfer and also
supports Dual and Quad I/O Transfer mode and the controller supports the PDMA function to access
the data buffer.
6.20.2
Features
–
Supports Master or Slave mode operation
–
Supports 2-bit Transfer mode
–
Supports Dual and Quad I/O Transfer mode
–
Configurable bit length of a transaction word from 8 to 32-bit
–
Provides separate 8-level depth transmit and receive FIFO buffers
–
Supports MSB first or LSB first transfer sequence
–
Supports Byte Reorder function
–
Supports Byte or Word Suspend mode
–
Supports PDMA transfer
–
Supports 3-Wire, no slave selection signal, bi-direction interface
–
Supports one data channel half-duplex transfer
–
Supports receive-only mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com