Electronic Components Datasheet Search
  English  ▼

X  

FXLS8967AF Datasheet(PDF) 34 Page - NXP Semiconductors

Part # FXLS8967AF
Description  3-Axis Low-g Accelerometer
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8967AF Datasheet(HTML) 34 Page - NXP Semiconductors

Back Button FXLS8967AF Datasheet HTML 30Page - NXP Semiconductors FXLS8967AF Datasheet HTML 31Page - NXP Semiconductors FXLS8967AF Datasheet HTML 32Page - NXP Semiconductors FXLS8967AF Datasheet HTML 33Page - NXP Semiconductors FXLS8967AF Datasheet HTML 34Page - NXP Semiconductors FXLS8967AF Datasheet HTML 35Page - NXP Semiconductors FXLS8967AF Datasheet HTML 36Page - NXP Semiconductors FXLS8967AF Datasheet HTML 37Page - NXP Semiconductors FXLS8967AF Datasheet HTML 38Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 98 page
background image
NXP Semiconductors
FXLS8967AF
3-Axis Low-g Accelerometer
15.2 TEMP_OUT register (address 01h)
Bit
7
6
5
4
3
2
1
0
Name
TEMP_OUT[7:0]
Reset
Access
R
R
R
R
R
R
R
R
Table 23. TEMP_OUT register (address 01h) bit allocation
The
TEMP_OUT register contains the 8-bit, 2's complement temperature value. When
this register contains the value 00h, the measured temperature is 25 °C (typ). This
register is updated on every ODR cycle.
15.3 VECM_LSB register (address 02h)
This register contains the LSB of the 12-bit, unsigned vector magnitude
result (acceleration vector modulus); The result is only calculated when
SENS_CONFIG5[VECM_EN] = 1.
Note: Whenever the VECM_LSB or VECM_MSB registers are read the SRC_DRDY
event flag is also cleared.
The byte order of the vector magnitude output data is programmable via
SENS_CONFIG2[LE_BE] and defaults to little-endian mode.
Bit
7
6
5
4
3
2
1
0
Name
VECM[7:0]
Reset
0
0
0
0
0
0
0
0
Access
R
R
R
R
R
R
R
R
Table 24. VECM_LSB register (address 02h) bit allocation
Field
Description
7 to 0
VECM[7:0]
LSB of the 12-bit unsigned acceleration vector modulus result
Table 25. VECM_LSB register (address 02h) bit description
15.4 VECM_MSB register (address 03h)
This register contains the MSB of the 12-bit, unsigned vector magnitude
result (acceleration vector modulus); The result is only calculated when
SENS_CONFIG5[VECM_EN] = 1.
Note: Whenever the VECM_LSB or VECM_MSB registers are read the SRC_DRDY
event flag is also cleared.
The byte order of the vector magnitude output data is programmable via
SENS_CONFIG2[LE_BE] and defaults to little-endian mode.
FXLS8967AF
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Objective data sheet
Rev. 1 — 27 April 2021
34 / 98



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com