Electronic Components Datasheet Search
  English  ▼

X  

FXLS8967AF Datasheet(PDF) 69 Page - NXP Semiconductors

Part # FXLS8967AF
Description  3-Axis Low-g Accelerometer
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8967AF Datasheet(HTML) 69 Page - NXP Semiconductors

Back Button FXLS8967AF Datasheet HTML 65Page - NXP Semiconductors FXLS8967AF Datasheet HTML 66Page - NXP Semiconductors FXLS8967AF Datasheet HTML 67Page - NXP Semiconductors FXLS8967AF Datasheet HTML 68Page - NXP Semiconductors FXLS8967AF Datasheet HTML 69Page - NXP Semiconductors FXLS8967AF Datasheet HTML 70Page - NXP Semiconductors FXLS8967AF Datasheet HTML 71Page - NXP Semiconductors FXLS8967AF Datasheet HTML 72Page - NXP Semiconductors FXLS8967AF Datasheet HTML 73Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 98 page
background image
NXP Semiconductors
FXLS8967AF
3-Axis Low-g Accelerometer
1
0
WINDOW
COMPARATOR
SDCD_UTHS[11:0]
SDCD_LTHS[11:0]
OUT_X[n], OUT_Y[n],
OUT_Z[n]
X_OT_EN
Y_OT_EN
Z_OT_EN
X_OT
Y_OT
Z_OT
X_WT_EN
Y_WT_EN
Z_WT_EN
OT_DBCTM
REF_X[n], REF_Y[n],
REF_Z[n]
REF_UPDM[1:0]
X_POL
Y_POL
Z_POL
X_WT_EF
Y_WT_EF
Z_WT_EF
X_WT_EN
Y_WT_EN
WT_LOG_SEL
WT_ELE
WT_EA
aaa-027616
OT_EA
X_OT_EF_POL
Y_OT_EF_POL
Z_OT_EF_POL
SDCD_OT_DBCNT[7:0]
WT_DBCTM
SDCD_WT_DBCNT[7:0]
Y_OT_EF
Z_OT_EF
X_OT_EF
X_WT_EF
Y_WT_EF
Z_WT_EF
X_WT_EF
Y_WT_EF
Z_WT_EF
SDCD_EN
11
01
00
10
OT_ELE
WT_ELE
Z_WT_EN
MUX
VECM[n]
MODE
SATURATOR
Z_OT_DBCNT_INT[7:0]
W_DBCNT_INT[7:0]
Y_OT_DBCNT_INT[7:0]
X_OT_DBCNT_INT[7:0]
LATCH
LATCH
LATCH
LATCH
LATCH
LATCH
LATCH
LATCH
12
12
12
12
12
12
12
12
12
12
13
2
12
X_WT_EF
Y_WT_EF
Z_WT_EF
X_WT_EN
Y_WT_EN
Z_WT_EN
Figure 17. SDCD Function Block Diagram
15.31.1 SDCD_INT_SRC1 register (address 2Dh)
This register contains the SDCD outside-of-thresholds event status flags. If mapped to
one of the INT1 or INT2 pins, the OT_EA flag may be used to signal interrupts to a host
processor.
Bit
7
6
5
4
3
2
1
0
Name
OT_EA
X_OT_EF X_OT_POL Y_OT_EF Y_OT_POL Z_OT_EF
Z_OT_POL
Reset
0
0
0
0
0
0
0
0
Access
R
R
R
R
R
R
R
R
Table 96. SDCD_INT_SRC1 register (address 2Dh) bit allocation
FXLS8967AF
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Objective data sheet
Rev. 1 — 27 April 2021
69 / 98



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com