Electronic Components Datasheet Search
  English  ▼

X  

DA14682 Datasheet(PDF) 82 Page - Dialog Semiconductor

Part # DA14682
Description  Bluetooth Low Energy 5.0 SoC with Enhanced Security and FLASH
PDF  459 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA14682 Datasheet(HTML) 82 Page - Dialog Semiconductor

Back Button DA14682 Datasheet HTML 78Page - Dialog Semiconductor DA14682 Datasheet HTML 79Page - Dialog Semiconductor DA14682 Datasheet HTML 80Page - Dialog Semiconductor DA14682 Datasheet HTML 81Page - Dialog Semiconductor DA14682 Datasheet HTML 82Page - Dialog Semiconductor DA14682 Datasheet HTML 83Page - Dialog Semiconductor DA14682 Datasheet HTML 84Page - Dialog Semiconductor DA14682 Datasheet HTML 85Page - Dialog Semiconductor DA14682 Datasheet HTML 86Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 459 page
background image
Datasheet
Revision 3.3
6-Feb-2020
CFR0011-120-00-FM Rev 5
82 of 459
© 2018-2020 Dialog Semiconductor
DA14682
Bluetooth Low Energy 5.0 SoC with Enhanced Security and FLASH
FINAL
The internal structure of the AES correlates with the
logic function of the AES algorithm.
• KeyExpansion: The “KeyExpansion” is the process
of generating the number of keys based on the initial
key. More specific generates 11, 13 and 15 keys
from an initial key of 128, 192 and 256 bits respec-
tively. Each round of the algorithm uses each one of
the above keys. For the encryption of each 128 bits
input we need to use all generated, from this pro-
cess, keys.
• AddRoundKey: Adds (modulo 2) the intermediate
status that the input data already transformed (128
bits) with one of the generated (from “KeyExpan-
sion”) keys. The output of this module contains the
result that produced from the application of all the
transformations that take place for the current round
of the algorithm.
• SBytesSRows: When encryption is taking place the
module applies the SubBytes transformation first
and then the ShiftRows transformation on the input
data.
• ISRowsISBytes: When decryption is taking place
this module applies the Inverse ShiftRows transfor-
mation and then the Inverse SubBytes on the input
data.
• MixCols: Being used for encryption and implements
the MixColumns transformation.
• IMixCols: Being used for decryption and implements
the Inverse MixColumns transformation.
• MainFSM: The basic FSM that controls all previous
modules. In general controls the complete AES
encryption/decryption.
All parts of AES is implemented using hardware includ-
ing the Key Expansion part.
14.1.3 Modes
The block “Modes” uses the AES in order to implement
the following modes of operations:
• ECB (Electronic Code Book)
• CBC (Cipher Block Chaining
• CTR (Counter)
Padding requirements of the algorithms, to convert all
data to multiples of 16 bytes (for AES), must be
addressed by software.
By applying successive programming of AES-CBC
encryptions using software, the realization of the
HMAC-XCBC-AES-96 algorithm is possible.
The implementation of the AES-CCM is feasible just
like the implementation of AES-CTR algorithms for
encryption, and AES-CBC for authentication.
14.1.4 HASH
The structure of the HASH block is presented in Figure
53:
INPP applies padding at the input data as required by
the hash algorithms. Two types of padding are imple-
mented, due to the different algorithms supported. The
purpose is to ensure that the message is a multiple of
512 bits or 1024 bits depending on the algorithm. Pad-
ding is done in a similar way in both cases. After the
last data byte, one extra byte of value 0x80 is added.
Next, a number of bytes (0x00) is added so that the
overall size of the data block (including the extra bytes)
mod 512/1024 is 448/896 depending on the algorithm.
Following that, a 64/128-bits big-endian number is
attached which represents the size of the data block, in
bits (without the padding). While in this process, TX/RX
FIFOs are switched into 8-bytes mode.
OUTPP packetizes the algorithm result (128 to 512
bits) into blocks of 64 bytes so that they can be shifted
to the TX FIFO.
HASH FUNC contains the logic implementing the fol-
lowing hash algorithms:
1. MD5: RFC1321
2. SHA-1: FIPS PUB 180-4
3. SHA-224/256: FIPS PUB180-4. In this case only
initialization changes.
4. SHA-384/512: FIPS PUB 180-4
As depicted in Figure 54, HASH FUNC comprises com-
mon and specific resources for all algorithms.
All registers are contained in the common resources.
Figure 52: AES Architecture
AddRoundKey
MainFSM
KeyExpansion
Figure 53: HASH block diagram
INPP
OUTPP
HASH FUNC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com