Electronic Components Datasheet Search
  English  ▼

X  

LTC4261 Datasheet(PDF) 22 Page - Analog Devices

Part # LTC4261
Description  Negative Voltage Hot Swap Controller with Energy Monitor
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC4261 Datasheet(HTML) 22 Page - Analog Devices

Back Button LTC4261 Datasheet HTML 18Page - Analog Devices LTC4261 Datasheet HTML 19Page - Analog Devices LTC4261 Datasheet HTML 20Page - Analog Devices LTC4261 Datasheet HTML 21Page - Analog Devices LTC4261 Datasheet HTML 22Page - Analog Devices LTC4261 Datasheet HTML 23Page - Analog Devices LTC4261 Datasheet HTML 24Page - Analog Devices LTC4261 Datasheet HTML 25Page - Analog Devices LTC4261 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 74 page
background image
LTC4283
22
Rev. B
For more information www.analog.com
APPLICATIONS INFORMATION
Inrush Control
Inrush current control can be configured in two ways.
First, if the DVDT bit in CONTROL_1 register 0x0A is set
to 1, the inrush current is controlled in dV/dt mode by
an external capacitor connected between RAMP and VEE
(the RAMP capacitor, CR), as shown in Figure 6. In dV/dt
mode, the inrush current is limited by controlling a con-
stant output voltage ramp rate (dV/dt). During startup,
when the GATE voltage reaches the MOSFET threshold
voltage, RAMP outputs a fixed 2.5μA current to charge
CR while the inrush current charges load capacitor CL.
During dV/dt control the LTC4283 regulates the RAMP
to the attenuated load voltage between RTNS and DRNS
with an offset:
VRAMP = VRTNS – VDRNS + 0.18V
and regulates the inrush current to a fixed value that is a
function of the attenuation ratio, r and the ratio between
load capacitance and RAMP capacitance:
IINRUSH = 2.5µA •r •
CL
CR
The attenuation ratio r is set by the external resistive divid-
ers at RTNS (RRT and RRB) and DRNS (RDT and RDB) in
Figure 6:
r=
RRT+RRB
RRB
=
RDT+RDB
RDB
RTNS and DRNS represent the attenuated input voltage
and MOSFET drain voltage, respectively. The differential
Figure 5. LTC4283 Turn-On Sequence
–48V
INPUT
UVLO AND UV CLEARED
128ms
GATE
VIN – 1.8V
4283 F05
CURRENT
PGIO1
PWRGD1#
READY
PWRGD2#
READY
INTERNAL
POWER
GOOD
INRUSH
(LATCHED)
LOAD1
LOAD1 + LOAD2
MOSFET
VDS
2.048V
PGIO2
PGIO3
FAULTY POWER GOOD INPUT
NORMAL POWER GOOD INPUT
256ms
512ms
256ms
Figure 6. dV/dt Inrush Control Using RAMP Capacitor
RIN
CIN
M1
RS
RRT
200k
1%
RRB
5.11k
1%
CL
CR
RDT
200k
1%
RDB
5.11k
1%
–48V
RTN
–48V
INPUT
VEE
SENSE– SENSE+
GATE
VZ VIN
RTNS
LTC4283
VEE
VEE
RAMP
VLOAD
VOUT
DRNS
+
–
4283 F06
VEE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com