 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DRV8316 Datasheet(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DRV8316 Datasheet(HTML) 11 Page - Texas Instruments |
|
|
11 / 97 page  TJ = –40°C to +150°C, VVM = 4.5 to 35 V (unless otherwise noted). Typical limits apply for TA = 25°C, VVM = 24 V PARAMETER TEST CONDITIONS MIN TYP MAX UNIT FOUR-LEVEL INPUTS (GAIN, MODE, SLEW, VSEL_BK) VL1 Input mode 1 voltage Tied to AGND 0 0.2*AVD D V VL2 Input mode 2 voltage Hi-Z 0.27*AV DD 0.5*AVDD 0.545*AV DD V VL3 Input mode 3 voltage 47 kΩ +/- 5% tied to AVDD 0.606*AV DD 0.757*AVD D 0.909*AV DD V VL4 Input mode 4 voltage Tied to AVDD 0.945*AV DD AVDD V RPU Input pullup resistance To AVDD 70 100 130 kΩ RPD Input pulldown resistance To AGND 70 100 130 kΩ FOUR-LEVEL INPUTS (OCP/SR) VL1 Input mode 1 voltage Tied to AGND 0 0.09*AV DD V VL2 Input mode 2 voltage 22 kΩ ± 5% to AGND 0.12*AV DD 0.15*AVDD 0.2*AVD D V VL3 Input mode 3 voltage Hi-Z 0.45*AV DD 0.5*AVDD 0.55*AV DD V VL4 Input mode 4 voltage Tied to AVDD 0.94*AV DD AVDD V RPU Input pullup resistance To AVDD 80 100 120 kΩ RPD Input pulldown resistance To AGND 80 100 120 kΩ OPEN-DRAIN OUTPUTS (nFAULT) VOL Output logic low voltage IOD = 5 mA 0.4 V IOH Output logic high current VOD = 5 V –1 1 µA COD Output capacitance 30 pF PUSH-PULL OUTPUTS (SDO) VOL Output logic low voltage IOP = 5 mA 0 0.4 V VOH Output logic high voltage IOP = 5 mA 2.2 5.5 V IOL Output logic low leakage current VOP = 0 V –1 1 µA IOH Output logic high leakage current VOP = 5 V –1 1 µA COD Output capacitance 30 pF DRIVER OUTPUTS RDS(ON) Total MOSFET on resistance (High-side + Low-side) VVM > 6 V, IOUT = 1 A, TA = 25°C 95 120 mΩ VVM < 6 V, IOUT = 1 A, TA = 25°C 105 130 mΩ VVM > 6 V, IOUT = 1 A, TJ = 150 °C 140 185 mΩ VVM < 6 V, IOUT = 1 A, TJ = 150 °C 145 190 mΩ SR Phase pin slew rate switching low to high (Rising from 20 % to 80 %) VVM = 24 V, SLEW = 00b or SLEW pin tied to AGND 14 25 45 V/us VVM = 24 V, SLEW = 01b or SLEW pin to Hi-Z 30 50 80 V/us VVM = 24 V, SLEW = 10b or SLEW pin to 47 kΩ +/- 5% to AVDD 80 125 185 V/us VVM = 24 V, SLEW = 11b or SLEW pin tied to AVDD 130 200 280 V/us www.ti.com DRV8316-Q1 SLVSGK9 – JANUARY 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 11 Product Folder Links: DRV8316-Q1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
