Electronic Components Datasheet Search
  English  ▼

X  

SN8045 Datasheet(PDF) 17 Page - Texas Instruments

Part # SN8045
Description  Cool-GG Programmable Battery Management IC
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN8045 Datasheet(HTML) 17 Page - Texas Instruments

Back Button SN8045 Datasheet HTML 13Page - Texas Instruments SN8045 Datasheet HTML 14Page - Texas Instruments SN8045 Datasheet HTML 15Page - Texas Instruments SN8045 Datasheet HTML 16Page - Texas Instruments SN8045 Datasheet HTML 17Page - Texas Instruments SN8045 Datasheet HTML 18Page - Texas Instruments SN8045 Datasheet HTML 19Page - Texas Instruments SN8045 Datasheet HTML 20Page - Texas Instruments SN8045 Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 88 page
background image
www.ti.com
t
(LOW)
t
f
t
r
t
(HD:STA)
t
(SU:DAT)
t
(HIGH)
t
(HD:DAT)
t
(HD:STA)
t
(BUF)
SCLK
SDATA
t
(SU:STO)
P
S
S
P
SCLK
SDATA
Start
Stop
t
(LOW:SEXT)
t
(LOW:MEXT)
t
(LOW:MEXT)
t
(LOW:MEXT)
SCLK
ACK
(1)
SCLK
ACK
(1)
t
(SU:STA)
SN8040
SN8045
Cool-GG Programmable Battery Management IC
SLUS753B – JANUARY 2007 – REVISED FEBRUARY 2008
over operating free-air temperature range, Typical Values at TA = 25°C and VREG25 = 2.5 V (Unless Otherwise Noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
t(HD:DAT)
Receive mode
0
ns
Data hold time (see Figure 2-1)
Transmit mode
300
t(SU:DAT)
Data setup time (see Figure 2-1)
250
ns
t(TIMEOUT)
Error signal/detect (see Figure 2-1)
See (1)
25
35
µs
t(LOW)
Clock low period (see Figure 2-1)
4.7
µs
t(HIGH)
Clock high period (see Figure 2-1)
See (2)
4.0
50
µs
t(LOW:SEXT)
Cumulative clock low slave extend time
See (3)
25
µs
t(LOW:MEXT) Cumulative clock low master extend time (see
See (4)
10
µs
Figure 2-1)
tf
Clock/data fall time
See (5)
300
ns
tr
Clock/data rise time
See (6)
1000
ns
(1)
The SN8040 times out when any clock low exceeds t(TIMEOUT).
(2)
t(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 µs causes reset of any transaction involving SN8040 that is in
progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0).
(3)
t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4)
t(LOW:MEXT) is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
(5)
Rise time tr = VILMAX – 0.15) to (VIHMIN + 0.15)
(6)
Fall time tf = 0.9VDD to (VILMAX – 0.15)
A.
SCLKACK is the acknowledge-related clock pulse generated by the master.
Figure 2-1. SMBus Timing Diagram
Submit Documentation Feedback
Specifications
17



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com