Electronic Components Datasheet Search
  English  ▼

X  

AD5941 Datasheet(PDF) 62 Page - Analog Devices

Part # AD5941
Description  High Precision, Impedance, and Electrochemical Front End
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5941 Datasheet(HTML) 62 Page - Analog Devices

Back Button AD5941 Datasheet HTML 58Page - Analog Devices AD5941 Datasheet HTML 59Page - Analog Devices AD5941 Datasheet HTML 60Page - Analog Devices AD5941 Datasheet HTML 61Page - Analog Devices AD5941 Datasheet HTML 62Page - Analog Devices AD5941 Datasheet HTML 63Page - Analog Devices AD5941 Datasheet HTML 64Page - Analog Devices AD5941 Datasheet HTML 65Page - Analog Devices AD5941 Datasheet HTML 66Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 134 page
background image
AD5940/AD5941
Data Sheet
Rev. C | Page 62 of 134
Bits
Bit Name
Settings
Description
Reset
Access
011000
VBIAS0 – Measured at VBIAS pin
011001
Voltage on CE0 pin, VCE0.
011010
Voltage on RE0 pin, VRE0.
011011
AFE4
011100
Reserved.
011101
AFE1.
011110
AFE2.
011111
VCE0/2.
100000
Reserved.
100001
Low power TIA positive output, LPTIA_P.
100010
Reserved.
100011
AGND_REF.
100100
Positive node of excitation amplifier.
Repeat ADC Conversions Control Register—REPEATADCCNV
Address 0x000021F0, Reset: 0x00000160, Name: REPEATADCCNV
Table 52. Bit Descriptions for REPEATADCCNV Register
Bits
Bit Name
Settings
Description
Reset
Access
[31:12]
Reserved
Reserved.
0x0
R
[11:4]
NUM
Repeat value. Writing 0 to these bits causes unpredictable operation.
0x16
R/W
1
1 conversion.
0xFF
256 conversions.
[3:1]
Reserved
Reserved.
0x0
R
0
EN_P enable
Enable repeat ADC conversions.
0x0
R/W
0
Disable repeat ADC conversions.
1
Enable repeat ADC conversions.
ADC Buffer Configuration Register—ADCBUFCON
Address 0x0000238C, Reset: 0x005F3D00, Name: ADCBUFCON
The recommended value is 0x005F3D0F in high power mode and 0x005F3D04 in low power mode.
Table 53. Bit Descriptions for ADCBUFCON
Bits
Bit Name
Settings
Description
Reset
Access
[31:9]
Reserved
Reserved.
0x0
R
[8:4]
AMPDIS
Set these bits to 1 to disable the op amp. Set these bits to 0 to enable the op amp.
0x10
R/W
Bit 8 controls the offset cancellation buffers.
Bit 7 controls the ADC buffers.
Bit 6 controls the PGA.
Bit 5 controls the positive front-end buffer.
Bit 4 controls the negative front-end buffer.
[3:0]
CHOPDIS
Set these bits to 1 to disable chop. Set these bits to 0 to enable chop. Clear these
bits when measuring signals <80 kHz. Set these bits when measuring signals >80 kHz.
0x0
R/W
Bit 3 controls the offset cancellation buffers.
Bit 2 controls the ADC buffers.
Bit 1 controls the PGA.
Bit 0 controls the front-end buffers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com