Electronic Components Datasheet Search
  English  ▼

X  

WM8770 Datasheet(PDF) 43 Page - Wolfson Microelectronics plc

Part # WM8770
Description  24-bit, 192kHz 8-Channel Codec with Volume Control
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8770 Datasheet(HTML) 43 Page - Wolfson Microelectronics plc

Back Button WM8770 Datasheet HTML 39Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 40Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8770 Datasheet HTML 47Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 52 page
background image
Production Data
WM8770
w
PD Rev 4.1 June 2005
43
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
2:0
ADCRATE[2:0]
010
Master Mode MCLK:ADCLRC Ratio Select:
010: 256fs
011: 384fs
100: 512fs
3
ADCOSR
0
ADC oversample rate select
0: 128x oversampling
1: 64x oversapmling
6:4
DACRATE[2:0]
010
Master Mode MCLK:DACLRC Ratio Select:
000: 128fs
001: 192fs
010: 256fs
011: 384fs
100: 512fs
10111
Master Mode
Control
8
MS
0
Maser/Slave Interface Mode Select
0: Slave Mode – ADCLRC, DACLRC and BCLK are inputs
1: Master Mode – ADCLRC, DACLRC and BCLK are outputs
0
PWDN
0
Chip Powerdown Control (works in tandem with ADCD and
DACD):
0: All circuits running, outputs are active
1: All circuits in power save mode, outputs muted
1
ADCD
1
ADC Powerdown:
0: ADC enabled
1: ADC disabled
11000
Powerdown
Control
5:2
DACD[3:0]
1111
DAC Powerdown
0: DAC enabled
1: DAC disabled
4:0
LAG[4:0]
01100
(0dB)
Attenuation Data for Left Channel ADC Gain in 1dB steps
5
MUTE
0
Mute for Left Channel ADC:
0: Mute off
1: Mute on
6
LRBOTH
0
Setting LRBOTH will write the same gain value to LAG[4:0] and
RAG[4:0]
11001
Attenuation
ADCL
7
ADCMUTE
0
Mute for Left and Right Channel ADC:
0: Mute off
1: Mute on
4:0
RAG[4:0]
01100
(0dB)
Attenuation Data for Right Channel ADC gain in 1dB steps
5
MUTE
0
Mute for Right Channel ADC:
0: Mute off
1: Mute on
11010
Attenuation
ADCR
6
LRBOTH
0
Setting LRBOTH will write the same gain value to RAG[4:0] and
LAG[4:0]
2:0
LMX[2:0]
000
ADC left channel input mux control bits
6:4
RMX[2:0]
000
ADC right channel input mux control bits
11011
ADC Mux and
Powerdown
Control
8
AINPD
1
Input mux and buffer powerdown
0: Input mux and buffer enabled
1: Input mux and buffer powered down



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com