| Electronic Components Datasheet Search |
|
MPC8540 Datasheet(PDF) 546 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8540 Datasheet(HTML) 546 Page - Freescale Semiconductor, Inc |
|
546 / 1302 page ![]() MPC8540 PowerQUICC III Integrated Host Processor Reference Manual, Rev. 1 13-42 Freescale Semiconductor Local Bus Controller Table 13-25. GPCM Write Control Signal Timing for LCRR[CLKDIV] = 2 Option Register Attributes Signal Behavior (bus clock cycles) TRLX XACS ACS CSNT Address to LCSn Asserted LCSn Negated to Address Change LWE Negated to Address/Data Invalid Total Cycles1 1 Total cycles when LALE is asserted for one cycle only (ORn[EAD]=0; ORn[EAD]=1 and LCRR[EADC]=01). Asserting LALE for more than one cycle increases the total cycle count accordingly. 0 0 00 0 0 0 0 3+SCY 0 0 10 0 1/2 0 0 3+SCY 00 11 0 1/2 0 0 3+SCY 0 1 00 0 0 0 0 3+SCY 0 1 10 0 1 0 0 3+SCY 01 11 0 2 0 0 4+SCY 0 0 00 1 0 0 0 3+SCY 0 0 10 1 1/2 0 0 3+SCY 00 11 1 1/2 0 0 3+SCY 0 1 00 1 0 0 0 3+SCY 0 1 10 1 1 0 0 3+SCY 01 11 1 2 0 0 4+SCY 1 0 00 0 0 0 0 3+2*SCY 1 0 10 0 1+1/2 0 0 4+2*SCY 1 0 11 0 1+1/2 0 0 4+2*SCY 1 1 00 0 0 0 0 3+2*SCY 1 1 10 0 2 0 0 4+2*SCY 1 1 11 0 3 0 0 5+2*SCY 10 00 1 0 0 –1 4+2*SCY 1 0 10 1 1+1/2 –1 –1 5+2*SCY 1 0 11 1 1+1/2 –1 –1 5+2*SCY 11 00 1 0 0 –1 4+2*SCY 1 1 10 1 2 –1 –1 5+2*SCY 1 1 11 1 3 –1 –1 6+2*SCY |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |