Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADC32RF55 Datasheet(PDF) 98 Page - Texas Instruments

Part # ADC32RF55
Description  ADC32RF5x Dual Channel 14-bit 2.6 to 3-GSPS RF Sampling Data Converter
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADC32RF55 Datasheet(HTML) 98 Page - Texas Instruments

Back Button ADC32RF55 Datasheet HTML 94Page - Texas Instruments ADC32RF55 Datasheet HTML 95Page - Texas Instruments ADC32RF55 Datasheet HTML 96Page - Texas Instruments ADC32RF55 Datasheet HTML 97Page - Texas Instruments ADC32RF55 Datasheet HTML 98Page - Texas Instruments ADC32RF55 Datasheet HTML 99Page - Texas Instruments ADC32RF55 Datasheet HTML 100Page - Texas Instruments ADC32RF55 Datasheet HTML 101Page - Texas Instruments ADC32RF55 Datasheet HTML 102Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 126 page
background image
Figure 7-92. Register 0xA8 (ANALOG page)
7
6
5
4
3
2
1
0
0
DITH AMP1
0
0
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-101. Register 0xA8 Field Descriptions
Bit
Field
Type
Reset
Description
7
0
R/W
0
Must write 0
6-3
DITH AMP1
R/W
0000
This register sets dither amplitude coarse gain. There are two
recommended settings:
0000: Amplitude = 0
0011: Amplitude = 3
Here is a list of all the settings:
0000: Amplitude = 0 (smallest)
0001: Amplitude = 1
...
1110: Amplitude = 14
1111: Amplitude = 15 (largest)
2-0
0
R/W
0
Must write 0
Figure 7-93. Register 0xAF (ANALOG page)
7
6
5
4
3
2
1
0
DITHER DIS
0
0
1
0
0
0
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-102. Register 0xAF Field Descriptions
Bit
Field
Type
Reset
Description
7
DITHER DIS
R/W
0
This register disables internal dither.
0: Dither enabled
1: Dither disabled
6-5
0
R/W
0
Must write 0
4
1
R/W
0
Must write 1
3-0
0
R/W
0
Must write 0
Figure 7-94. Register 0xB1 (ANALOG page)
7
6
5
4
3
2
1
0
DITHER DIVIDER
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 7-103. Register 0xB1 Field Descriptions
Bit
Field
Type
Reset
Description
7-0
DITHER DIVIDER
R/W
0
This register sets the dither divider frequency. SPI write is actual
-1. For example a divider of 48 is 47 (0x2F).
0x00 (default) is a divide /50
ADC32RF54, ADC32RF55
SBAS500A – JUNE 2022 – REVISED DECEMBER 2022
www.ti.com
98
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: ADC32RF54 ADC32RF55



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com