| Electronic Components Datasheet Search |
|
MCP2030 Datasheet(PDF) 25 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP2030 Datasheet(HTML) 25 Page - Microchip Technology |
|
25 / 66 page ![]() © 2005 Microchip Technology Inc. DS21981A-page 25 MCP2030 3.0 PIN DESCRIPTIONS 3.1 Supply Voltage (VDD, VSS) The VDD pin is the power supply pin for the analog and digital circuitry within the MCP2030. This pin requires an appropriate bypass capacitor of 0.1 µF. The voltage on this pin should be maintained in the 2.0V-3.6V range for specified operation. The VSS pin is the ground pin and the current return path for both analog and digital circuitry of the MCP2030. If an analog ground plane is available, it is recommended that this device be tied to the analog ground plane of the PCB. 3.2 Chip Select (CS) The CS pin needs to stay high when the device is receiving input signals. Leaving the CS pin low will place the device in the SPI Programming mode. The CS pin is an open collector output. This pin has an internal pull-up resistor to ensure that no spurious SPI communication occurs between power-up and pin configuration of the MCU. 3.3 SPI Clock Input (SCLK/ALERT) This pin becomes the SPI clock input (SCLK) when CS is low, and becomes the ALERT output when CS is high. The ALERT pin is an open collector output. This pin has an internal pull-up resistor to ensure that no spurious SPI communication occurs between power-up and pin configuration of the MCU. 3.4 Received Signal Strength Indicator (RSSI) This pin becomes the Received Signal Strength Indicator (RSSI) output current sink when the RSSI output option is selected. TABLE 3-1: PIN FUNCTION TABLES Pin No. Symbol I/O/P Function 1VSS P Ground Pin. 2CS I Chip Select Digital Input Pin. 3 SCLK/ALERT I/O Clock input for the modified 3-wire SPI interface. ALERT output: This pin goes low if there is a parity error in the Configuration register or the 32 ms alarm timer is timed out. 4 RSSI O Received Signal Strength Indicator (RSSI) current output. 5 NC N/A No Connect. 6 LFDATA/CCLK/SDIO I/O Demodulated data output. Carrier clock output. Serial input or output data for the modified 3-wire SPI interface. 7VDD P Positive Supply Voltage Pin. 8VDD P Positive Supply Voltage Pin. 9 LCZ I Input pin for external LC antennas. 10 LCY I Input pin for external LC antennas. 11 LCX I Input pin for external LC antennas. 12 NC N/A No Connect. 13 LCCOM I Common reference input for the external LC antennas. 14 VSS P Ground Pin. Type Identification: I = Input; O = Output; P = Power |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |