Electronic Components Datasheet Search
  English  ▼

X  

MCP2030 Datasheet(PDF) 48 Page - Microchip Technology

Part # MCP2030
Description  Three-Channel Analog Front-End Device
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP2030 Datasheet(HTML) 48 Page - Microchip Technology

Back Button MCP2030 Datasheet HTML 44Page - Microchip Technology MCP2030 Datasheet HTML 45Page - Microchip Technology MCP2030 Datasheet HTML 46Page - Microchip Technology MCP2030 Datasheet HTML 47Page - Microchip Technology MCP2030 Datasheet HTML 48Page - Microchip Technology MCP2030 Datasheet HTML 49Page - Microchip Technology MCP2030 Datasheet HTML 50Page - Microchip Technology MCP2030 Datasheet HTML 51Page - Microchip Technology MCP2030 Datasheet HTML 52Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 66 page
background image
MCP2030
DS21981A-page 48
© 2005 Microchip Technology Inc.
FIGURE 5-11:
SPI Read Sequence.
CS
LFDATA/RSSI/
CCLK/SDIO
TSU THD
TSCCS
THI TLO
1/FSCLK
TCS1
TCSH
TCS0
SDI
(input)
SCLK
(input)
ALERT
(output)
LFDATA
(output)
16 Clocks for Read Command,
TCSSC
TCSSC TCS1
TCSH
TCS0
SDO
SCLK
(input)
ALERT
(output)
LFDATA
(output)
16 Clocks for Read Result
(output)
SCLK/ALERT
ALERT
LFDATA
(output)
(output)
1
2
3
4
5
6
7
8
9
10
TDO
MSb
LSb
TCSSC
Address and Dummy Data
MCU SPI Read Details:
1.
Drive the open collector ALERT output low.
•
To ensure no false clocks occur when CS drops.
2.
Drop CS
•
SCLK/ALERT becomes SCLK input.
•
LFDATA/CCLK/SDIO becomes SDI input.
3.
Change LFDATA/CCLK/SDIO connected pin to output.
•
Driving SPI data.
4.
Clock in 16-bit SPI Read sequence.
•
Command, address and dummy data.
5.
Change LFDATA/CCLK/SDIO connected pin to input.
6.
Raise CS to complete the SPI Read entry of command and address.
7.
Drop CS.
•AFE SCLK/ALERT becomes SCLK input.
•
LFDATA/CCLK/SDIO becomes SDO output.
8.
Clock out 16-bit SPI Read result.
•
First seven bits clocked-out are dummy bits.
•
Next eight bits are the Configuration register data.
•
The last bit is the Configuration register row parity bit.
9.
Raise CS to complete the SPI Read.
10.
Change SCLK/ALERT back to input.
Note:
The TCSH is considered as one clock. Therefore, the
Configuration register data appears at 6th clock after TCSH.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com