Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DA9130 Datasheet(PDF) 29 Page - Renesas Technology Corp

Part # DA9130
Description  High-Performance, 10 A, Dual-Phase DC-DC Converter for Mobile and Portable Applications
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

DA9130 Datasheet(HTML) 29 Page - Renesas Technology Corp

Back Button DA9130 Datasheet HTML 25Page - Renesas Technology Corp DA9130 Datasheet HTML 26Page - Renesas Technology Corp DA9130 Datasheet HTML 27Page - Renesas Technology Corp DA9130 Datasheet HTML 28Page - Renesas Technology Corp DA9130 Datasheet HTML 29Page - Renesas Technology Corp DA9130 Datasheet HTML 30Page - Renesas Technology Corp DA9130 Datasheet HTML 31Page - Renesas Technology Corp DA9130 Datasheet HTML 32Page - Renesas Technology Corp DA9130 Datasheet HTML 33Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 46 page
background image
DA9130
High-Performance, 10 A, Dual-Phase DC-DC
Converter for Mobile and Portable Applications
Datasheet
Revision 2.1
14-Apr-2022
CFR0011-120-00
29 of 45
© 2022 Renesas Electronics
Table 25: SYS_EVENT_2 (0x0006)
Bit
Type
Symbol
Description
[2]
RW
E_GPIO2
GPIO2 event. Write 1 to clear this bit after the event source has been
released.
[1]
RW
E_GPIO1
GPIO1 event. Write 1 to clear this bit after the event source has been
released.
[0]
RW
E_GPIO0
GPIO0 event. Write 1 to clear this bit after the event source has been
released.
Table 26: SYS_MASK_0 (0x0007)
Bit
Type
Symbol
Description
[2]
RW
M_SG
SG IRQ mask
[1]
RW
M_TEMP_CRIT
TEMP_CRIT IRQ mask
[0]
RW
M_TEMP_WARN
TEMP_WARN IRQ mask
Table 27: SYS_MASK_1 (0x0008)
Bit
Type
Symbol
Description
[3]
RW
M_PG1
PG1 event IRQ mask
[2]
RW
M_OV1
OV1 event IRQ mask
[1]
RW
M_UV1
UV1 event IRQ mask
[0]
RW
M_OC1
OC1 event IRQ mask
Table 28: SYS_MASK_2 (0x0009)
Bit
Type
Symbol
Description
[2]
RW
M_GPIO2
GPIO2 IRQ mask
[1]
RW
M_GPIO1
GPIO1 IRQ mask
[0]
RW
M_GPIO0
GPIO0 IRQ mask
Table 29: SYS_MASK_3 (0x000A)
Bit
Type
Symbol
Description
[3]
RW
M_VR_HOT
Temp warning status IRQ mask. Initial value is determined by CONF
pin setting at the start-up if CONF_EN = 1, see Section 4.2.3.3
[0]
RW
M_PG1_STAT
PG1 status IRQ mask. Initial value is determined by CONF pin
setting at the start-up if CONF_EN = 1, see Section 4.2.3.3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com