| Electronic Components Datasheet Search |
|
S71GS256 Datasheet(PDF) 178 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S71GS256 Datasheet(HTML) 178 Page - SPANSION |
|
178 / 195 page ![]() 178 CellularRAM-2A cellRAM_02_A0 December 15, 2004 Advan ce In form ati o n Page mode takes advantage of the fact that adjacent addresses can be read in a shorter period of time than random addresses. WRITE operations do not include comparable page mode functionality. LB# / UB# Operation The lower byte (LB#) enable and upper byte (UB#) enable signals allow for byte- wide data transfers. During READ operations, enabled bytes are driven onto the DQs. The DQs associated with a disabled byte are put into a High-Z state during a READ operation. During WRITE operations, any disabled bytes will not be trans- ferred to the memory array and the internal value will remain unchanged. During a WRITE cycle, the data to be written is latched on the rising edge of CE#, WE#, LB#, or UB#, whichever occurs first. When both the LB# and UB# are disabled (HIGH) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, the device remains in an active mode as long as CE# remains LOW. Low Power Operation Standby Mode Operation During standby, the device current consumption is reduced to the level necessary to perform the DRAM refresh operation on the full array. Standby operation oc- curs when CE# and ZZ# are HIGH and there are no transactions in progress. The device will enter standby operation during READ and WRITE operations where the address and control inputs remain static for an extended period of time. This “active” standby mode will continue until a change occurs to the ad- dress or control inputs. Temperature Compensated Refresh Temperature compensated refresh (TCR) is used to adjust the refresh rate de- pending on the device operating temperature. DRAM technology requires more Figure 68. Page Mode READ Operation CE# OE# WE# ADDRESS DATA LB#/UB# Don't Care ADD[1] ADD[2] ADD[3] tAA D[0] tAPA D[1] tAPA D[2] tAPA D[3] ADD[0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |