Electronic Components Datasheet Search
  English  ▼

X  

EPCS4 Datasheet(PDF) 22 Page - Altera Corporation

Part # EPCS4
Description  Serial Configuration Devices
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EPCS4 Datasheet(HTML) 22 Page - Altera Corporation

Back Button EPCS4 Datasheet HTML 18Page - Altera Corporation EPCS4 Datasheet HTML 19Page - Altera Corporation EPCS4 Datasheet HTML 20Page - Altera Corporation EPCS4 Datasheet HTML 21Page - Altera Corporation EPCS4 Datasheet HTML 22Page - Altera Corporation EPCS4 Datasheet HTML 23Page - Altera Corporation EPCS4 Datasheet HTML 24Page - Altera Corporation EPCS4 Datasheet HTML 25Page - Altera Corporation EPCS4 Datasheet HTML 26Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 32 page
background image
4–22
Core Version a.b.c variable
Altera Corporation
Configuration Handbook, Volume 2
July 2004
Serial Configuration Device Memory Access
Erase Bulk Operation
The erase bulk operation code is
b'1100 0111, with the MSB listed first.
The erase bulk operation sets all memory bits to
1 or 0xFF. Similar to the
write bytes operation, the write enable operation must be executed prior
to the erase bulk operation so that the write enable latch bit in the status
register is set to
1.
Designers implement the erase bulk operation by driving
nCS low and
then shifting in the erase bulk operation code on the
ASDI pin. nCS must
be driven high after the eighth bit of the erase bulk operation code has
been latched in. Figure 4–14 shows the timing diagram.
The device initiates the self-timed erase bulk cycle immediately after
nCS
is driven high. The self-timed erase bulk cycle usually takes 5 s for EPCS4
devices (guaranteed to be less than 10 s) or 3 s for EPCS1 devices
(guaranteed to be less than 6 s). See tEB in Table 4–12. Designers must
account for this delay before accessing the memory contents.
Alternatively, designers can check the write in progress bit in the status
register by executing the read status operation while the self-timed erase
cycle is in progress. The write in progress bit is
1 during the self-timed
erase cycle and is
0 when it is complete. The write enable latch bit in the
status register is reset to
0 before the erase cycle is complete.
Figure 4–14. Erase Bulk Operation Timing Diagram
Erase Sector Operation
The erase sector operation code is
b'1101 1000, with the MSB listed
first. The erase sector operation allows the user to erase a certain sector in
the serial configuration device by setting all bits inside the sector to
1 or
0xFF. This operation is useful for users who access the unused sectors as
general purpose memory in their applications.
The write enable operation must be executed prior to the erase sector
operation so that the write enable latch bit in the status register is set to
1.
nCS
DCLK
ASDI
01234567
Operation Code



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com