Electronic Components Datasheet Search
  English  ▼

X  

WM8986GECO/V Datasheet(PDF) 19 Page - Wolfson Microelectronics plc

Part # WM8986GECO/V
Description  Multimedia DAC With Class D Headphone and Line Out
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8986GECO/V Datasheet(HTML) 19 Page - Wolfson Microelectronics plc

Back Button WM8986GECO/V Datasheet HTML 15Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 16Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 17Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 18Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 19Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 20Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 21Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 22Page - Wolfson Microelectronics plc WM8986GECO/V Datasheet HTML 23Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 87 page
background image
Pre-Production
WM8986
w
PP, Rev 3.1, February 2007
19
Figure 9 Typical Power up Sequence where DCVDD is Powered before AVDD1
Figure 9 shows a typical power-up sequence where DCVDD comes up first. First it is assumed that
DCVDD is already up to specified operating voltage. When AVDD1 goes above the minimum
threshold, Vpora, there is enough voltage for the circuit to guarantee PORB is asserted low and the
chip is held in reset. In this condition, all writes to the control interface are ignored. When AVDD1
rises to Vpora_on, PORB is released high and all registers are in their default state and writes to the
control interface may take place.
On power down, where DCVDD falls first, PORB is asserted low whenever DCVDD drops below the
minimum threshold Vpord_off.
SYMBOL
MIN
TYP
MAX
UNIT
Vpora
0.4
0.6
0.8
V
Vpora_on
0.9
1.2
1.6
V
Vpora_off
0.4
0.6
0.8
V
Vpord_on
0.5
0.7
0.9
V
Vpord_off
0.4
0.6
0.8
V
Table 2 Typical POR Operation (Typical Simulated Values)
Notes:
1.
If AVDD1 and DCVDD suffer a brown-out (i.e. drop below the minimum recommended
operating level but do not go below Vpora_off or Vpord_off) then the chip will not reset and will
resume normal operation when the voltage is back to the recommended level again.
2.
The chip will enter reset at power down when AVDD1 or DCVDD falls below Vpora_off or Vpord_off.
This may be important if the supply is turned on and off frequently by a power management
system.
3.
The minimum tpor period is maintained even if DCVDD and AVDD1 have zero rise time. This
specification is guaranteed by design rather than test.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com