| Electronic Components Datasheet Search |
|
AD9937 Datasheet(PDF) 33 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9937 Datasheet(HTML) 33 Page - Analog Devices |
|
33 / 44 page ![]() REV. 0 AD9937 –33– MASKING H1 AND H2 OUTPUTS The H1 and H2 outputs can be masked during the horizontal and vertical transfers as shown in Figures 29 and 30. Horizontal Masking The H1 clocks are masked with the polarity set by the H1MASKPOL register as shown in Figure 29. The H2 outputs will always be the opposite polarity of H1. The H1 and H2 out- puts are masked from HDLEN + 1 to HBLKTOG1 position when HDLASTLEN is the same as HDLEN. In the case when HDLASTLEN is greater than HDLEN, the H1 and H2 outputs will be masked during the entire last line. It is recommended to always program HBLKTOG3 and HBLKTOG4 to 4095 when only one H-blanking in a line is required. It is also recommended to program HBLKTOG1 < HBLKTOG2 < HBLKTOG3 < HBLKTOG4. Vertical Masking As shown in Figure 30, the H1 and H2 outputs remain masked if the horizontal HMASK is followed by the vertical HMASK region or if the vertical HMASK region is followed by the hori- zontal HMASK region. Table XVI. Special H Pattern Registers Length Register Register Name (Bits) Type Range Description HBLKTOG1 1 12 Mode_Reg(7) 0–4095 Pixel Locations HBLK Toggle Position 1 HBLKTOG2 1 12 Mode_Reg(7) 0–4095 Pixel Locations HBLK Toggle Position 2 HBLKTOG3 1 12 Mode_Reg(8) 0–4095 Pixel Locations HBLK Toggle Position 3 HBLKTOG4 1 12 Mode_Reg(8) 0–4095 Pixel Locations HBLK Toggle Position 4 H1APOL 1 HLM_Reg(1) High/Low H1A Special H Pattern Start Polarity H1BPOL 1 HLM_Reg(1) High/Low H1B Special H Pattern Start Polarity H1CPOL 1 HLM_Reg(1) High/Low H1C Special H Pattern Start Polarity H1DPOL 1 HLM_Reg(1) High/Low H1D Special H Pattern Start Polarity H2APOL 1 HLM_Reg(1) High/Low H2A Special H Pattern Start Polarity H2BPOL 1 HLM_Reg(1) High/Low H2B Special H Pattern Start Polarity SPHSTART0 2 8HLM_Reg(8) 0–255 Pixel Locations LM Pattern #0 (LM0) Special H Pulse Start Position SPHSTART1 2 8HLM_Reg(9) 0–255 Pixel Locations LM Pattern #1 (LM1) Special H Pulse Start Position SPH1A1 6 HLM_Reg(2) 6 Individual Bits H1A Special H Pattern during LM Repetition 1 SPH1B1 6 HLM_Reg(2) 6 Individual Bits H1B Special H Pattern during LM Repetition 1 SPH1C1 6 HLM_Reg(2) 6 Individual Bits H1C Special H Pattern during LM Repetition 1 SPH1D1 6 HLM_Reg(3) 6 Individual Bits H1D Special H Pattern during LM Repetition 1 SPH2A1 6 HLM_Reg(3) 6 Individual Bits H2A Special H Pattern during LM Repetition 1 SPH2B1 6 HLM_Reg(3) 6 Individual Bits H2B Special H Pattern during LM Repetition 1 SPH1A2 6 HLM_Reg(4) 6 Individual Bits H1A Special H Pattern during LM Repetition 2 SPH1B2 6 HLM_Reg(4) 6 Individual Bits H1B Special H Pattern during LM Repetition 2 SPH1C2 6 HLM_Reg(4) 6 Individual Bits H1C Special H Pattern during LM Repetition 2 SPH1D2 6 HLM_Reg(5) 6 Individual Bits H1D Special H Pattern during LM Repetition 2 SPH2A2 6 HLM_Reg(5) 6 Individual Bits H2A Special H Pattern during LM Repetition 2 SPH2B2 6 HLM_Reg(5) 6 Individual Bits H2B Special H Pattern during LM Repetition 2 SPH1A3 6 HLM_Reg(6) 6 Individual Bits H1A Special H Pattern during LM Repetition 3 SPH1B3 6 HLM_Reg(6) 6 Individual Bits H1B Special H Pattern during LM Repetition 3 SPH1C3 6 HLM_Reg(6) 6 Individual Bits H1C Special H Pattern during LM Repetition 3 SPH1D3 6 HLM_Reg(7) 6 Individual Bits H1D Special H Pattern during LM Repetition 3 SPH2A3 6 HLM_Reg(7) 6 Individual Bits H2A Special H Pattern during LM Repetition 3 SPH2B3 6 HLM_Reg(7) 6 Individual Bits H2B Special H Pattern during LM Repetition 3 SPHEN0 1 Mode_Reg(15) High/Low Special H Pattern Enable in CCD Region 0 SPHEN1 1 Mode_Reg(16) High/Low Special H Pattern Enable in CCD Region 1 SPHEN2 1 Mode_Reg(17) High/Low Special H Pattern Enable in CCD Region 2 SPHEN3 1 Mode_Reg(18) High/Low Special H Pattern Enable in CCD Region 3 SPHEN4 1 Mode_Reg(19) High/Low Special H Pattern Enable in CCD Region 4 NOTES 1The HBLKTOGx toggle positions reference the 12-bit HD counter. 2The SPHSTART0 and SPHSTART1 toggle positions reference the 8-bit LM counter. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |