LTM4682 datasheet(41/130 Pages) AD

41 / 130 page

LTM4682

Rev. 0

For more information www.analog.com

OPERATION

Global addressing provides a means for the PMBus main

device to address all LTM4682 devices on the bus. The

LTM4682 global address is fixed 0x5A (7-bit) or 0xB4

(8-bit) and cannot be disabled. Commands sent to

the global address act the same as if PAGE is set to a

value of 0xFF. Commands sent are written to both chan-

nels simultaneously. Global command 0x5B (7-bit) or

0xB6 (8-bit) is paged and allows channel-specific com-

mand of all LTM4682 devices on the bus. Other Analog

Devices IC types may respond at one or both of these

global addresses. Reading from global addresses is

strongly discouraged.

Device addressing provides the standard means of the

PMBus main device communicating with a single instance

of an LTM4682. The value of the device address is set by

a combination of the ASEL_nn configuration pin and the

MFR_ADDRESS command. When this addressing means

is used, the PAGE command determines the channel being

acted upon. Device addressing can be disabled by writing

a value of 0x80 to the MFR_ADDRESS.

Rail addressing provides a means for the bus main

device to communicate simultaneously with all channels

connected together to produce a single output voltage

(PolyPhase). While similar to global addressing, the rail

address can be dynamically assigned with the paged

MFR_RAIL_ADDRESS command, allowing for any logi-

cal grouping of channels that might be required for reli-

able system control. Reading from rail addresses is also

strongly discouraged.

All four means of PMBus addressing require the user to

employ disciplined planning to avoid addressing conflicts.

Communication to LTM4682 devices at global and rail

addresses should be limited to command write operations.

RESPONSES TO VOUT AND IIN/IOUT FAULTS

VOUT OV and UV conditions are monitored by com-

parators. The OV and UV limits are set in the following

three ways.

As a Percentage of the VOUT if Using the Resistor

Configuration Pins

In NVM, if Either Programmed at the Factory or Through

the GUI

By PMBus Command

The IIN and IOUT overcurrent monitors are performed by

ADC readings and calculations. Thus, these values are

based on average currents and can have a time latency

of up to tCONVERT. The IOUT calculation accounts for the

DCR and their temperature coefficient. The input current

equals to the voltage measured across the RSENSEn resis-

tor divided by the resistor value as set with the MFR_

IIN_CAL_GAIN command. If this calculated input current

exceeds the IN_OC_WARN_LIMIT, the ALERT_nn pin is

pulled low, and the IIN_OC_WARN bit is asserted in the

STATUS_INPUT command.

The digital processor within the LTM4682 provides the

ability to ignore the fault, shut down and latch off or shut

down and retry indefinitely (hiccup). The retry interval

is set in MFR_RETRY_DELAY and can be from 120ms

to 83.88 seconds in 10µs increments. The shutdown for

OV/UV and OC can be done immediately or after a user-

selectable deglitch time.

Output Overvoltage Fault Response

A programmable overvoltage comparator (OV) guards

against transient overshoots and long-term overvoltages

at the output. In such cases, the top MOSFET is turned off,

and the bottom MOSFET is turned on. However, the reverse

output current is monitored while the device is in OV fault.

When it reaches the limit, both top and bottom MOSFETs

are turned off. The top and bottom MOSFETs will keep their

state until the overvoltage condition is cleared, regardless

of the PMBus VOUT_OV_FAULT_RESPONSE command

byte value. This hardware-level fault response delay is typ-

ically 2µs from the overvoltage condition to BG asserted

high. Using the VOUT_OV_FAULT_RESPONSE command,

the user can select any of the following behaviors.

OV Pull-Down Only (OV Cannot Be Ignored)

Shut Down (Stop Switching) Immediately—Latch Off

Shut Down Immediately—Retry Indefinitely at the Time

Interval Specified in MFR_RETRY_DELAY

Either the Latch Off or Retry fault responses can be de-

glitched in increments of (0-7) • 10µs. See Table 17.

LTM4682 Datasheet(PDF) 41 Page - Analog Devices

LTM4682 Datasheet(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL