TDA4VM21 datasheet(152/331 Pages) TI

152 / 331 page

Table 5-127. Reserved Balls Specific Connection Requirements

BALLS

CONNECTION REQUIREMENTS

A29 / AJ1 / U11 / U12 / U13 / T11 / T12 / T13 / M11 / M12 / M13 / N11 / N12 /

N13

These balls do not exist on the package.

N25 / AJ29 / P26 / R27 / AD4 / E18 / F18 / G10 / F11 / N6 / L6 / F6 / E6 / G9 /

F10 / AA23 / F13

These balls must be left unconnected.

Note

All other unused signal balls without Pad Configuration Register can be left unconnected.

Note

All other unused signal balls with a Pad Configuration Register can be left unconnected with their

multiplexing mode set to GPIO input and internal pulldown resistor enabled.

Unused balls are defined as those which only connect to a PCB solder pad. This is the only use case

where internal pull resistors are allowed as the only source/sink to hold a valid logic level.

Any balls connected to a via, test point, or PCB trace are considered used and must not depend on

the internal pull resistor to hold a valid logic level.

Internal pull resistors are weak and may not source enough current to maintain a valid logic level for

some operating conditions. This may be the case when connected to components with leakage to the

opposite logic level, or when external noise sources couple to signal traces attached to balls which

are only pulled to a valid logic level by the internal resistor. Therefore, external pull resistors may be

required to hold a valid logic level on balls with external connections.

If balls are allowed to float between valid logic levels, the input buffer may enter a high-current state

which could damage the IO cell.

TDA4VM-Q1, TDA4VM

SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024

www.ti.com

152

Submit Document Feedback

Product Folder Links: TDA4VM-Q1 TDA4VM

TDA4VM21 Datasheet(PDF) 152 Page - Texas Instruments