Electronic Components Datasheet Search
  English  ▼

X  

TDA4VM21 Datasheet(PDF) 237 Page - Texas Instruments

Part # TDA4VM21
Description  TDA4VM Processors
PDF  331 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDA4VM21 Datasheet(HTML) 237 Page - Texas Instruments

Back Button TDA4VM21 Datasheet HTML 233Page - Texas Instruments TDA4VM21 Datasheet HTML 234Page - Texas Instruments TDA4VM21 Datasheet HTML 235Page - Texas Instruments TDA4VM21 Datasheet HTML 236Page - Texas Instruments TDA4VM21 Datasheet HTML 237Page - Texas Instruments TDA4VM21 Datasheet HTML 238Page - Texas Instruments TDA4VM21 Datasheet HTML 239Page - Texas Instruments TDA4VM21 Datasheet HTML 240Page - Texas Instruments TDA4VM21 Datasheet HTML 241Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 237 / 331 page
background image
6.9.5.12.2.2 GPMC and NOR Flash Switching Characteristics – Asynchronous Mode
NO.
PARAMETER
DESCRIPTION
MODE
(15)
MIN
MAX
UNIT
133 MHz
(16)
FA0
tw(be[x]nV)
Pulse duration, output lower-byte enable and
command latch enable GPMC_BE0n_CLE, output
upper-byte enable GPMC_BE1n valid time
Read
N(12)
ns
Write
N(12)
FA1
tw(csnV)
Pulse duration, output chip select GPMC_CSn[i](13)
low
Read
A(1)
ns
Write
A(1)
FA3
td(csnV-advnIV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output address valid and address latch
enable GPMC_ADVn_ALE invalid
Read
B(2)-2.55 B(2)+2.65
ns
Write
B(2)-2.55 B(2)+2.65
FA4
td(csnV-oenIV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output enable GPMC_OEn_REn invalid
(Single read)
div_by_1_mode;
C(3)-2.55 C(3)+2.65
ns
FA9
td(aV-csnV)
Delay time, output address GPMC_A[27:1] valid to
output chip select GPMC_CSn[i](13) valid
div_by_1_mode;
J(9)-2.55 J(9)+2.65
ns
FA10 td(be[x]nV-csnV)
Delay time, output lower-byte enable and
command latch enable GPMC_BE0n_CLE, output
upper-byte enable GPMC_BE1n valid to output
chip select GPMC_CSn[i](13) valid
div_by_1_mode;
J(9)-2.55 J(9)+2.65
ns
FA12 td(csnV-advnV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output address valid and address latch
enable GPMC_ADVn_ALE valid
div_by_1_mode;
K(10)-2.55
K
(10)+2.65
ns
FA13 td(csnV-oenV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output enable GPMC_OEn_REn valid
div_by_1_mode;
L(11)-2.55 L(11)+2.65
ns
FA16 tw(aIV)
Pulse duration output address GPMC_A[26:1]
invalid between 2 successive read and write
accesses
div_by_1_mode;
G(7)
ns
FA18 td(csnV-oenIV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output enable GPMC_OEn_REn invalid
(Burst read)
div_by_1_mode;
I(8)-2.55
I(8)+2.65
ns
FA20 tw(aV)
Pulse duration, output address GPMC_A[27:1]
valid - 2nd, 3rd, and 4th accesses
div_by_1_mode;
D(4)
ns
FA25 td(csnV-wenV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output write enable GPMC_WEn valid
div_by_1_mode;
E(5)-2.55 E(5)+2.65
ns
FA27 td(csnV-wenIV)
Delay time, output chip select GPMC_CSn[i](13)
valid to output write enable GPMC_WEn invalid
div_by_1_mode;
F(6)-2.55 F(6)+2.65
ns
FA28 td(wenV-dV)
Delay time, output write enable GPMC_WEn valid
to output data GPMC_AD[15:0] valid
div_by_1_mode;
2.65
ns
FA29 td(dV-csnV)
Delay time, output data GPMC_AD[15:0] valid to
output chip select GPMC_CSn[i](13) valid
div_by_1_mode;
J(9)-2.55 J(9)+2.65
ns
FA37 td(oenV-aIV)
Delay time, output enable GPMC_OEn_REn valid
to output address GPMC_AD[15:0] phase end
div_by_1_mode;
2.65
ns
(1)
For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For single write: A = (CSWrOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK(14)
with n being the page burst access number
(2)
For reading: B = ((ADVRdOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) ×
GPMC_FCLK(14)
For writing: B = ((ADVWrOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) ×
GPMC_FCLK(14)
(3)
C = ((OEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK(14)
(4)
D = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(14)
(5)
E = ((WEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK(14)
(6)
F = ((WEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK(14)
(7)
G = Cycle2CycleDelay × GPMC_FCLK(14)
www.ti.com
TDA4VM-Q1, TDA4VM
SPRSP36K – SEPTEMBER 2021 – REVISED APRIL 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
237
Product Folder Links: TDA4VM-Q1 TDA4VM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com