Electronic Components Datasheet Search
  English  ▼

X  

R2023K Datasheet(PDF) 13 Page - RICOH electronics devices division

Part # R2023K
Description  2-wire Serial Interface Real Time Clock IC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICOH [RICOH electronics devices division]
Direct Link  http://www.ricoh.com
Logo RICOH - RICOH electronics devices division

R2023K Datasheet(HTML) 13 Page - RICOH electronics devices division

Back Button R2023K Datasheet HTML 9Page - RICOH electronics devices division R2023K Datasheet HTML 10Page - RICOH electronics devices division R2023K Datasheet HTML 11Page - RICOH electronics devices division R2023K Datasheet HTML 12Page - RICOH electronics devices division R2023K Datasheet HTML 13Page - RICOH electronics devices division R2023K Datasheet HTML 14Page - RICOH electronics devices division R2023K Datasheet HTML 15Page - RICOH electronics devices division R2023K Datasheet HTML 16Page - RICOH electronics devices division R2023K Datasheet HTML 17Page - RICOH electronics devices division Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 50 page
background image
R2023K/T
13
(5) CT2, CT1, and CT0
Periodic Interrupt Selection Bits
Description
CT2
CT1
CT0
Wave form
mode
Interrupt Cycle and Falling Timing
0
0
0
-
OFF(H)
(Default)
0
0
1
-
Fixed at “L”
0
1
0
Pulse Mode
*1)
2Hz (Duty50%)
0
1
1
Pulse Mode
*1)
1Hz (Duty50%)
1
0
0
Level Mode
*2)
Once per 1 second (Synchronized with
second counter increment)
1
0
1
Level Mode
*2)
Once per 1 minute (at 00 seconds of
every minute)
1
1
0
Level Mode
*2)
Once per hour (at 00 minutes and 00
seconds of every hour)
1
1
1
Level Mode
*2)
Once per month (at 00 hours, 00
minutes,
and 00 seconds of first day of every
month)
* 1)
Pulse Mode: 2-Hz and 1-Hz clock pulses are output in synchronization with the increment of the second
counter as illustrated in the timing chart below.
INTRA Pin
Rewriting of the second counter
CTFG Bit
Approx. 92
µs
(Increment of second counter)
In the pulse mode, the increment of the second counter is delayed by approximately 92
µs from the falling
edge of clock pulses.
Consequently, time readings immediately after the falling edge of clock pulses may
appear to lag behind the time counts of the real-time clocks by approximately 1 second.
Rewriting the
second counter will reset the other time counters of less than 1 second, driving the INTRA pin low.
* 2)
Level Mode: Periodic interrupt signals are output with selectable interrupt cycle settings of 1 second, 1
minute, 1 hour, and 1 month.
The increment of the second counter is synchronized with the falling edge of
periodic interrupt signals.
For example, periodic interrupt signals with an interrupt cycle setting of 1 second
are output in synchronization with the increment of the second counter as illustrated in the timing chart below.
(Increment of
second counter)
Setting CTFG bit to 0
Setting CTFG bit to 0
(Increment of
second counter)
(Increment of
second counter)
CTFG Bit
INTRA Pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com