Electronic Components Datasheet Search
  English  ▼

X  

AM67 Datasheet(PDF) 202 Page - Texas Instruments

Part # AM67
Description  AM67x Processors
PDF  237 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM67 Datasheet(HTML) 202 Page - Texas Instruments

Back Button AM67 Datasheet HTML 198Page - Texas Instruments AM67 Datasheet HTML 199Page - Texas Instruments AM67 Datasheet HTML 200Page - Texas Instruments AM67 Datasheet HTML 201Page - Texas Instruments AM67 Datasheet HTML 202Page - Texas Instruments AM67 Datasheet HTML 203Page - Texas Instruments AM67 Datasheet HTML 204Page - Texas Instruments AM67 Datasheet HTML 205Page - Texas Instruments AM67 Datasheet HTML 206Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 237 page
background image
Table 6-115. OSPI Switching Characteristics – PHY Data Training
See Figure 6-97 and Figure 6-98
NO.
PARAMETER
MODE
MIN
MAX
UNIT
O1
tc(CLK)
Cycle time, OSPI0_CLK
1.8V, DDR
6.0
10
ns
3.3V, DDR
7.5
10
ns
O7
1.8V, SDR
6.0
10
ns
3.3V, SDR
7.5
10
ns
O2
tw(CLKL)
Pulse duration, OSPI0_CLK low
DDR
((0.475P(1)) - 0.3)
ns
O8
SDR
O3
tw(CLKH)
Pulse duration, OSPI0_CLK high
DDR
((0.475P(1)) - 0.3)
ns
O9
SDR
O4
td(CSn-CLK)
Delay time, OSPI0_CSn[3:0] active edge
to OSPI0_CLK rising edge
DDR
((0.475P(1)) +
(0.975M(2)R(4)) +
(0.04TD(5)) - 1)
((0.525P(1)) +
(1.025M(2)R(4)) +
(0.11TD(5)) + 1)
ns
O10
SDR
O5
td(CLK-CSn)
Delay time, OSPI0_CLK rising edge to
OSPI0_CSn[3:0] inactive edge
DDR
((0.475P(1)) +
(0.975N(3)R(4)) -
(0.04TD(5)) - 1)
((0.525P(1)) +
(1.025N(3)R(4)) -
(0.11TD(5)) + 1)
ns
O11
SDR
O6
td(CLK-D)
Delay time, OSPI0_CLK active edge to
OSPI0_D[7:0] transition
DDR
(6)
(6)
ns
O12
SDR
tDIVW
Data invalid window (O6 Max - Min)
DDR
1.6
ns
Data invalid window (O12 Max - Min)
SDR
(1)
P = SCLK cycle time in ns = OSPI0_CLK cycle time in ns
(2)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3)
N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4)
R = reference clock cycle time in ns
(5)
TD = PHY_CONFIG_TX_DLL_DELAY_FLD
(6)
Minimum and maximum delay times for OSPI0_D[7:0] outputs are not defined when Data Training is used to find the optimum data
valid window. The tDIVW parameter defines the maximum data invalid window. This parameter is provided in lieu of minimum and
maximum delay times, where it must be used to check compatibility with the data valid window requirements of an attached device.
OSPI_CLK
OSPI_TIMING_01
OSPI_CSn
O6
O3
O2
O1
O5
OSPI_D[i:0]
O6
O4
Figure 6-97. OSPI0 Switching Characteristics – PHY DDR Data Training
AM67, AM67A
SPRSPA3A – MARCH 2024 – REVISED SEPTEMBER 2024
www.ti.com
202
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: AM67 AM67A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com