440GR datasheet(57/82 Pages) AMCC

57 / 82 page

AMCC Proprietary

440GR – PPC440GR Embedded Processor

Preliminary Data Sheet

Revision 1.16 – July 19, 2006

Trace Interface

TrcBS0:2

Trace branch execution status.

I/O

3.3V tolerant

2.5V CMOS

TrcClk

Trace data capture clock, runs at 1/4 the frequency of the

processor.

3.3V tolerant

2.5V CMOSL

TrcES0:4

Trace Execution Status is presented every fourth processor

clock cycle.

I/O

3.3V LVTTL

TrcTS0:6

Additional information on trace execution and branch status.

I/O

3.3V tolerant

2.5V CMOS

Power

VDD

1.5V supply—Logic voltage.

OVDD

3.3V supply—I/O (except DDR SDRAM, Ethernet).

SVDD

2.5V supply—SDRAM, Ethernet.

GND

Ground.

AVDD

1.5V—Filtered voltage for system PLLs (analog).

AGND

PLL (analog) voltage ground.

SAVDD

1.5V—Filtered voltage for memory PLL (analog).

SAGND

PLL (analog) memory voltage ground.

Other

Reserved

To avoid noise pickup problems, most of these balls must be

connected in the board design as shown Table 6 on page 49.

Table 7. Signal Functional Description (Sheet 8 of 8)

Notes:

1. Receiver input has hysteresis

2. Must pull up (recommended value is 3k

Ω to 3.3V)

3. Must pull down (recommended value is 1k

Ω)

4. If not used, must pull up (recommended value is 3k

Ω to 3.3V)

5. If not used, must pull down (recommended value is 1k

Ω)

6. Strapping input during reset; pull-up or pull-down required

Signal Name

Description

I/O

Type

Notes

440GR Datasheet(PDF) 57 Page - Applied Micro Circuits Corporation

440GR Datasheet(HTML) 57 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL