Electronic Components Datasheet Search
  English  ▼

X  

440GR Datasheet(PDF) 65 Page - Applied Micro Circuits Corporation

Part # 440GR
Description  Power PC 440GR Embedded Processor
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMCC [Applied Micro Circuits Corporation]
Direct Link  http://www.amcc.com
Logo AMCC - Applied Micro Circuits Corporation

440GR Datasheet(HTML) 65 Page - Applied Micro Circuits Corporation

Back Button 440GR Datasheet HTML 61Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 62Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 63Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 64Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 65Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 66Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 67Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 68Page - Applied Micro Circuits Corporation 440GR Datasheet HTML 69Page - Applied Micro Circuits Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 82 page
background image
AMCC Proprietary
65
440GR – PPC440GR Embedded Processor
Preliminary Data Sheet
Revision 1.16 – July 19, 2006
I/O Specifications
Table 16. Peripheral Interface Clock Timings
Parameter
Min
Max
Units
Notes
PCIClk input frequency (asynchronous mode)
–
66.66
MHz
PCIClk period (asynchronous mode)
15
–
ns
PCIClk input high time
40% of nominal period
60% of nominal period
ns
PCIClk input low time
40% of nominal period
60% of nominal period
ns
EMCMDClk output frequency
–
2.5
MHz
EMCMDClk period
400
–
ns
EMCMDClk output high time
160
–
ns
EMCMDClk output low time
160
–
ns
EMCTxClk input frequency MII(RMII)
2.5(5)
25(50)
MHz
EMCTxClk period MII(RMII)
40(20)
400(200)
ns
EMCTxClk input high time
35% of nominal period
–
ns
EMCTxClk input low time
35% of nominal period
–
ns
EMCRxClk input frequency MII(RMII)
2.5(5)
25(50)
MHz
EMCRxClk period MII(RMII)
40(20)
400(200)
ns
EMCRxClk input high time
35% of nominal period
–
ns
EMCRxClk input low time
35% of nominal period
–
ns
PerClk (and OPB Clock) output frequency (for ext. master or
sync. slaves)
–66.66
MHz
PerClk period
15
–
ns
PerClk output high time
50% of nominal period
66% of nominal period
ns
PerClk output low time
33% of nominal period
50% of nominal period
ns
UARTSerClk input frequency
–
1000/(2TOPB
1+2ns)
MHz
1
UARTSerClk period
2TOPB+2
–ns
1
UARTSerClk input high time
TOPB+1
–ns
1
UARTSerClk input low time
TOPB+1
–ns
1
TmrClk1 input frequency
–
100
MHz
2
TmrClk1 period
10
–
ns
TmrClk1 input high time
40% of nominal period
60% of nominal period
ns
TmrClk1 input low time
40% of nominal period
60% of nominal period
ns
Notes:
1. TOPB is the period in ns of the OPB clock. The internal OPB clock runs at 1/2 the frequency of the PLB clock. The maximum OPB clock
frequency is 66.66 MHz.
2. See Table 7 for information on the TmrClk2 signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com