AS8267 datasheet(57/136 Pages) AMSCO

57 / 136 page

Data Sheet AS8267 / AS8268

Revision 1.0, 19-Jun-07

Page 57 of 136

8.4

Programmable Multi-Purpose I/Os (MPIO)

DATA

REGISTERS

Output

Multiplexer

[11:0]

Input

[11:0]

Config Register

Output

[11:0]

led

Pulse

Counter

sel_drv

clk_1hz

Input-

Multiplexer

[11:0]

IO0

IO11

led

txd2

clk_1hz

sel1_io[x]

sel0_io[x]

out_io[x]

en_io0

out_io0

in_io0

en_io

sel_pupd

MCU

sel_in

out_mux

sel_refp

[11:0]

UART2

rxd2

txd2

Figure 7:

MPIO block diagram

A total of 9 bidirectional multi-purpose I/O pins (MPIO) are provided with the AS8267 and 12 bidirectional multi-

purpose I/O pins with the AS8268, which may be used for a variety of purposes. All the I/Os can be freely

programmed as inputs or outputs, with the option of either a pull-up or pull-down resistor. The drive strength of

the individual I/O pins may also be programmed. On start-up all the I/O pins are disabled.

Furthermore, a pulse counter is available, which can be used for calibration purposes (‘comparison calibration

method’: Between two LED pulses the pulses from a reference meter with much higher pulse rate are counted.

The result is used to calculate the calibration factor.).

MPIO Registers

All the MPIO registers are listed in the table below. The individual register functions are then described in

detail.

Address

Reset Value

Notes

Config

MAKE_IRQ0

9500h

00h

MAKE_IRQ1

9501h

00h

OUT_MUX0

9502h

00h

OUT_MUX1

9503h

00h

AS8267 Datasheet(PDF) 57 Page - ams AG

AS8267 Datasheet(HTML) 57 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL