Electronic Components Datasheet Search
  English  ▼

X  

TMPR4951B Datasheet(PDF) 59 Page - Toshiba Semiconductor

Part # TMPR4951B
Description  64-Bit TX System RISC TX49 Family
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4951B Datasheet(HTML) 59 Page - Toshiba Semiconductor

Back Button TMPR4951B Datasheet HTML 55Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 56Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 57Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 58Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 59Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 60Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 61Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 62Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 63Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 256 page
background image
Chapter 3 TX49/L3 Core’s Registers
3-5
3.2.3
EntryLo0 register (Reg
#2) and EntryLo1 register (Reg#3)
The EntryLo register consists of two registers have identical formats:
•
EntryLo0 is used for even virtual pages
•
EntryLo1 is used for odd virtual pages
The EntryLo0 and EntryLo1 register are read/write register. These registers hold the physical page
frame number (PFN) of the TLB entry for even and odd pages, respectively, when performing TLB read
and write operations.
Figure 3.2.3 shows the format of the EntryLo0/EntryLo1 register and Table 3.2.4 describes the
EntryLo0/EntryLo1 register fields.
63
32 31
30 29
6 5
3 2
1
0
0
WCE
PFN
C
D
V
G
Figure 3.2.3 EntryLo0/EntryLo1 Register Format
Table 3.2.4 EntryLo0/EntryLo1 Register Field Descriptions
Bit
Field
Description
Cold Reset
Read/Write
63:32
0
Reserved
0x0
Read
31:30
WCE
Usable for Win-CE
0x0
Read/Write
29:6
PFN
Page frame number.
Undefined
Read/Write
5:3
C
Specifies the TLB page coherency attribute.
0: Cacheable, noncoherent, write-through, no-WA
1: Cacheable, noncoherent, write-through, WA
2: Uncached
3: Cacheable,noncoherent,write-back,WA
4-7: Reserved
0x0
Read/Write
2
D
Dirty
If this bit is set, the page is marked as dirty and, therefore,
writable. This bit is actually a write-protect bit that software
can use to prevent alteration of data.
0
Read/Write
1
V
Valid
If this bit is set, it indicates that the TLB entry is valid;
otherwise, a TLBL or TLBS miss occurs.
0
Read/Write
0
G
Global
If this bit is set in both EntryLo0 and EntryLo1, then the
processor ignores the ASID during TLB lookup.
0
Read/Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com