Electronic Components Datasheet Search
  English  ▼

X  

TMPR4951B Datasheet(PDF) 89 Page - Toshiba Semiconductor

Part # TMPR4951B
Description  64-Bit TX System RISC TX49 Family
PDF  256 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4951B Datasheet(HTML) 89 Page - Toshiba Semiconductor

Back Button TMPR4951B Datasheet HTML 85Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 86Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 87Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 88Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 89Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 90Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 91Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 92Page - Toshiba Semiconductor TMPR4951B Datasheet HTML 93Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 256 page
background image
Chapter 4 Memory Management System
4-7
4.2.2
Supervisor Mode Operations
Supervisor mode is designed for layered operating systems in which a true kernel runs in Kernel
mode, and the rest of the operating system runs in Supervisor mode.
The processor operates in Supervisor mode when the Status register contains the following bit-values:
•
KSU = 012
•
EXL
= 0
•
ERL
= 0
In conjunction with these bits, the SX bit in the Status register selects between 32- or 64-bit
Supervisor mode addressing:
•
when SX
= 0, 32-bit supervisor space is selected and TLB misses are handled by the 32-bit
TLB refill exception handler
•
when SX
= 1, 64-bit supervisor space is selected and TLB misses are handled by the 64-bit
XTLB refill exception handler
The system maps all references through the TLB, and bit settings within the TLB entry for the page
determine the cacheability of a reference.
Figure 4.2.2 shows Supervisor mode address mapping. Table 4.2.2 lists the characteristics of the
supervisor mode segments; descriptions of the address spaces follow.
0x FFFF FFFF E000 0000
0x 0000 0000 0000 0000
0x 0000 0100 0000 0000
0x 4000 0000 0000 0000
0x 4000 0100 0000 0000
0x FFFF FFFF C000 0000
0x FFFF FFFF FFFF FFFF
xsuseg
xsseg
csseg
suseg
sseg
0x 0000 0000
0x 8000 0000
0x A000 0000
0x C000 0000
0x E000 0000
0x FFFF FFFF
32-bit*
2 GB
Mapped
Cacheable
0.5 GB
Mapped
Cacheable
Address
error
Address
error
Address
error
64-bit
0.5 GB
Mapped
Cacheable
1 TB
Mapped
Cacheable
1 TB
Mapped
Cacheable
Address
error
Address
error
Address
error
Figure 4.2.2 Supervisor Mode Address Space
*Note: In 32-bit mode, bit 31 is sign-extended through bits 63-32.
Failure results in an
address error exception.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com