Electronic Components Datasheet Search
  English  ▼

X  

PCM1870 Datasheet(PDF) 16 Page - Texas Instruments

Part # PCM1870
Description  16-Bit Low-Power Stereo Audio ADC With Microphone Bias and Microphone Amplifier
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1870 Datasheet(HTML) 16 Page - Texas Instruments

Back Button PCM1870 Datasheet HTML 12Page - Texas Instruments PCM1870 Datasheet HTML 13Page - Texas Instruments PCM1870 Datasheet HTML 14Page - Texas Instruments PCM1870 Datasheet HTML 15Page - Texas Instruments PCM1870 Datasheet HTML 16Page - Texas Instruments PCM1870 Datasheet HTML 17Page - Texas Instruments PCM1870 Datasheet HTML 18Page - Texas Instruments PCM1870 Datasheet HTML 19Page - Texas Instruments PCM1870 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 52 page
background image
www.ti.com
Audio Serial Interface
Audio Data Formats and Timing
t
w(BCH)
DOUT
t
w(BCL)
t
(LB)
t
(BCY)
LRCK
BCK
50%ofV
IO
50%ofV
IO
50%ofV
IO
t
(CKDO)
t
(LRDO)
T0010-12
t
(BL)
PCM1870
SLAS544A – MAY 2007 – REVISED SEPTEMBER 2007
The audio serial interface of the PCM1870 consists of LRCK, BCK and DOUT. Sampling rate (fS), left and right
channel are present on LRCK. DOUT transmits the serial data from the decimation filter for the ADC. BCK is
used to transmit the serial audio data on DOUT at its high-to-low transition. BCK and LRCK should be
synchronized with audio system clock. Ideally, it is recommended that they are derived from it.
The PCM1870 requires LRCK to be synchronized with the system clock. The PCM1870 do not need a specific
phase relationship between LRCK and the system clock.
The PCM1870 has both master mode and slave mode interface formats, which can be selected by register 84
(MSTR). LRCK and BCK are generated from the system clock in master mode.
The PCM1870 supports I2S, right-justified, left-justified, and DSP formats. The data formats are shown in
Figure 16, and they are selected using resister 70 (RFM[1:0], PFM[1:0]). All formats require binary
2s-complement, MSB-first audio data. The default format is I2S. Figure 14 shows a detailed timing diagram.
PARAMETERS
SYMBOL
MIN
MAX
UNIT
BCK pulse cycle time (I2S, left- and right-justified formats)
t(BCY)
1/(64fS)
(1)
BCK pulse cycle time (DSP format)
t(BCY)
1/(256fS)
(1)
BCK high-level time
tw(BCH)
35
ns
BCK low-level time
tw(BCL)
35
ns
BCK rising edge to LRCK edge
t(BL)
10
ns
LRCK edge to BCK rising edge
t(LB)
10
ns
DOUT delay time from BCK falling edge
t(CKDO)
40
ns
(1)
fS is the sampling frequency.
Figure 14. Audio Interface Timing (Slave Mode)
16
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): PCM1870



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com