PCF85263ATLSLASHA datasheet(51/100 Pages) NXP

51 / 100 page

PCF85263A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 4.1 — 27 November 2015

51 of 100

NXP Semiconductors

PCF85263A

Tiny RTC with alarm, battery switch-over, and I2C-bus

8.12.3 TSL: TS pin level sense

[1]

Default value.

The active state of the TS pin can be defined for use as a timestamp trigger and/or as stop

control for the time counting. Active HIGH implies a transition from logic 0 to logic 1 is

active. Active LOW implies a transition from logic 1 to logic 0 is active.

8.12.4 TSPM[1:0]: TS pin I/O control

[1]

Default value.

These bits control the operation of the TS pin.

TSIM is only considered when the TS pin is in input mode.

8.12.4.1

TS pin output mode; INTB

It is possible to output INTB data on the TS pin. The output is push-pull. No output is

available when on VBAT. When on VBAT the output is Hi-Z.

Table 46.

TSL bit - Pin_IO control register (address 27h)

Bit

Symbol

Value

Description

5TSL

TS pin input sense

0[1]

active HIGH

active LOW

Table 47.

TSPM[1:0] bits - Pin_IO control register (address 27h)

Bit

Symbol

Value

Description

3 to 2

TSPM[1:0]

TS pin IO mode

00[1]

disabled; input can be left floating

INTB output; push-pull

CLK output; push-pull

input mode

(1) Not available on all package types.

Fig 28. TS pin

PCF85263ATL/A Datasheet(PDF) 51 Page - NXP Semiconductors

PCF85263ATL/A Datasheet(HTML) 51 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL