| Electronic Components Datasheet Search |
|
PCF85263ATL/A Datasheet(PDF) 68 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF85263ATL/A Datasheet(HTML) 68 Page - NXP Semiconductors |
|
68 / 100 page ![]() PCF85263A All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2015. All rights reserved. Product data sheet Rev. 4.1 — 27 November 2015 68 of 100 NXP Semiconductors PCF85263A Tiny RTC with alarm, battery switch-over, and I2C-bus Figure 36 shows the waveforms that can be expected. sample clock, vdd_int and stop are internal nodes. vdd_int is the supply which operates the IC and will be either VDD or VBAT, depending on the state of the battery switch-over. • At and before t1, SW1 is open (TS pin floating). The TS pin is sampled and the internal pull-up resistor will pull the pin HIGH to vdd_int. No actions are taken by the IC. • At t2, SW1 is still open. No action is taken by the IC. • At t3, SW1 closes. The TS pin is now shorted to VSS. The TS pin has not been sampled yet, so no action is taken by the IC. • At t4, SW1 is closed. The internal pull-up resistor is enabled, but TS pin remains LOW. The pin is then sampled and the LOW level detected. As the TSL bit was set for active LOW detection, the HIGH-LOW transition of TS pin sampled triggers an event. STOPM mode was configured to allow the TS pin to stop the time counting. As the TSL bit was set for active LOW, time counting stops when the TS pin is LOW. Timestamp register 2 was configured to take a copy of the time on an event of the TS pin, hence TSR2 loads the time t4. TSR2F is also set. Table 66. Application configuration Register Section Bit(s) State Comment Pin_IO Section 8.12 TSPM[1:0] 11 TS pin in input mode Pin_IO Section 8.12 TSIM 1 select mechanical switch mode Pin_IO Section 8.12 TSL 1 TS pin input is active LOW Function Section 8.13 STOPM 1 allow TS pin to control STOP TSRIEA 1 allow timestamps to create interrupts ILPA 0 generate interrupt pulses TSR_mode Section 8.12 TSR2M[2:0] 101 last event mode for timestamp2 Pin_IO Section 8.12 INTAPM[1:0] 10 output interrupt on INTA Fig 36. Application example timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |