Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TDA2SA Datasheet(PDF) 289 Page - Texas Instruments

Part # TDA2SA
Description  TDA2x ADAS Applications Processor 23mm Package (ABC Package) Silicon Revision 2.0
PDF  427 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TDA2SA Datasheet(HTML) 289 Page - Texas Instruments

Back Button TDA2SA Datasheet HTML 285Page - Texas Instruments TDA2SA Datasheet HTML 286Page - Texas Instruments TDA2SA Datasheet HTML 287Page - Texas Instruments TDA2SA Datasheet HTML 288Page - Texas Instruments TDA2SA Datasheet HTML 289Page - Texas Instruments TDA2SA Datasheet HTML 290Page - Texas Instruments TDA2SA Datasheet HTML 291Page - Texas Instruments TDA2SA Datasheet HTML 292Page - Texas Instruments TDA2SA Datasheet HTML 293Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 289 / 427 page
background image
mii _rxclk
n
(Input)
1
2
mii _rxd3
n
mii _rxdv miin_rxer
−
,
(Inputs)
mii _rxd0,
n
n
mii _txclk
n
2
3
1
4
4
289
TDA2SX, TDA2SG, TDA2SA
TDA2HG, TDA2HV, TDA2HF, TDA2LF
www.ti.com
SPRS951F – DECEMBER 2015 – REVISED MAY 2019
Submit Documentation Feedback
Product Folder Links: TDA2SX TDA2SG TDA2SA TDA2HG TDA2HV TDA2HF TDA2LF
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Table 7-68. Timing Requirements for miin_txclk - MII Operation
NO.
PARAMETER
DESCRIPTION
SPEED
MIN
MAX
UNIT
1
tc(TX_CLK)
Cycle time, miin_txclk
10 Mbps
400
ns
100 Mbps
40
ns
2
tw(TX_CLKH)
Pulse duration, miin_txclk high
10 Mbps
140
260
ns
100 Mbps
14
26
ns
3
tw(TX_CLKL)
Pulse duration, miin_txclk low
10 Mbps
140
260
ns
100 Mbps
14
26
ns
4
tt(TX_CLK)
Transition time, miin_txclk
10 Mbps
3
ns
100 Mbps
3
ns
Figure 7-46. Clock Timing (GMAC Transmit) - MIIn operation
Table 7-69 and Figure 7-47 present timing requirements for GMAC MIIn Receive 10/100Mbit/s.
Table 7-69. Timing Requirements for GMAC MIIn Receive 10/100 Mbit/s
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
1
tsu(RXD-RX_CLK)
Setup time, receive selected signals valid before miin_rxclk
8
ns
tsu(RX_DV-RX_CLK)
tsu(RX_ER-RX_CLK)
2
th(RX_CLK-RXD)
Hold time, receive selected signals valid after miin_rxclk
8
ns
th(RX_CLK-RX_DV)
th(RX_CLK-RX_ER)
Figure 7-47. GMAC Receive Interface Timing MIIn operation
Table 7-70 and Figure 7-48 present timing requirements for GMAC MIIn Transmit 10/100Mbit/s.
Table 7-70. Switching Characteristics Over Recommended Operating Conditions for GMAC MIIn Transmit
10/100 Mbits/s
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
1
td(TX_CLK-TXD)
Delay time, miin_txclk to transmit selected signals valid
0
25
ns
td(TX_CLK-TX_EN)
td(TX_CLK-TX_ER)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com