Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DAC39RF10 Datasheet(PDF) 166 Page - Texas Instruments

Part # DAC39RF10
Description  DAC39RFx10-SP DAC39RFx10-SEP 10.4 or 20.8GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204C Interface
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RF10 Datasheet(HTML) 166 Page - Texas Instruments

Back Button DAC39RF10 Datasheet HTML 162Page - Texas Instruments DAC39RF10 Datasheet HTML 163Page - Texas Instruments DAC39RF10 Datasheet HTML 164Page - Texas Instruments DAC39RF10 Datasheet HTML 165Page - Texas Instruments DAC39RF10 Datasheet HTML 166Page - Texas Instruments DAC39RF10 Datasheet HTML 167Page - Texas Instruments DAC39RF10 Datasheet HTML 168Page - Texas Instruments DAC39RF10 Datasheet HTML 169Page - Texas Instruments DAC39RF10 Datasheet HTML 170Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 166 / 232 page
background image
Table 8-54. EQCNTSZ Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RESERVED
R/W
0h
3-0
EQCNTSZ
R/W
0h
Equalizer counter size: Adjusts how many votes must be
accumulated to cause the adaptive equalizer gain to change. Affects
all lanes. This is for debug purposes only and the user should
generally not need to change this setting.
EQCNTSZ : Equalizer Vote Counter Size (votes required to adjust
gain)
0 : (default) 511
1 : RESERVED
2 : 1
3 : 3
4 : 7
5 : 15
6 : 31
7 : 63
8 : 127
9 : 255
10-15 : RESERVED
8.52 CDRLOCK Register (Offset = 0238h) [reset = 00h]
CDRLOCK is shown in Figure 8-53 and described in Table 8-55.
Return to the Register Summary Table.
SerDes CDR Lock/Freeze.
Figure 8-53. CDRLOCK Register
7
6
5
4
3
2
1
0
RESERVED
CDRLOCK
R/W-00h
R/W-0b
Table 8-55. CDRLOCK Register Field Descriptions
Bit
Field
Type
Reset
Description
7-1
RESERVED
R/W
00h
0
CDRLOCK
R/W
0b
When set, the CDR is frozen and no longer tracks. When the
CDR is operating in first-order mode, set CDRLOCK to freeze the
CDRPHASE value to inspect it.
8.53 CDRPHASE Register (Offset = 0239h) [reset = NA, read-only]
CDRPHASE is shown in Figure 8-54 and described in Table 8-56.
Return to the Register Summary Table.
SerDes CDR Phase Status
Figure 8-54. CDRPHASE Register
7
6
5
4
3
2
1
0
CDRPHASE
R
DAC39RF10-SP, DAC39RF10-SEP
DAC39RFS10-SP, DAC39RFS10-SEP
SBAS932A – MARCH 2024 – REVISED FEBRUARY 2026
www.ti.com
166
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: DAC39RF10-SP DAC39RF10-SEP DAC39RFS10-SP DAC39RFS10-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com