Electronic Components Datasheet Search
  English  ▼

X  

DAC39RF10 Datasheet(PDF) 200 Page - Texas Instruments

Part # DAC39RF10
Description  DAC39RFx10-SP DAC39RFx10-SEP 10.4 or 20.8GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204C Interface
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RF10 Datasheet(HTML) 200 Page - Texas Instruments

Back Button DAC39RF10 Datasheet HTML 196Page - Texas Instruments DAC39RF10 Datasheet HTML 197Page - Texas Instruments DAC39RF10 Datasheet HTML 198Page - Texas Instruments DAC39RF10 Datasheet HTML 199Page - Texas Instruments DAC39RF10 Datasheet HTML 200Page - Texas Instruments DAC39RF10 Datasheet HTML 201Page - Texas Instruments DAC39RF10 Datasheet HTML 202Page - Texas Instruments DAC39RF10 Datasheet HTML 203Page - Texas Instruments DAC39RF10 Datasheet HTML 204Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 200 / 232 page
background image
Table 9-2. Summary of Radiation Tolerance (continued)
Feature
Radiation Tolerance
Read-only SPI status registers associated with JESD204C physical
or link layers (excluding write-to-clear registers)
The value returned can be affected by radiation
(SYSREF_POS, LINK_UP, JSYNC_STATE, PLL_LOCKED,
LANE_ARR, FIFO_STATUS, JCAP_STATUS, JCAP, BER_CNT,
LANE_EQS, ESDONE, ESVO_S, ECOUNT, RXDMUX, CDRPHASE,
RXCSA_S).
FUSE_DONE register
FUSE_DONE is upset-immune.
OCSTS register
Once the PHY is initialized and offset calibration is completed,
OCSTS returns offset values that are upset immune. However, an
upset can cause a PHY PLL to lose lock which can re-trigger the
offset calibration process, generating new offset calibration values.
Sticky SPI status registers
(write-to-clear)
These bits are set when certain events occur in upset-vulnerable
logic. An upset can cause the event to occur, and set the sticky
bit. An upset can also prevent an event from setting the sticky bit;
however this is unlikely as the window of time that this can occur is
small. Once the sticky bit is set, an upset does not clear the bit (the
flop that is read by SPI is upset immune).
Examples: LANE_ERR, PLL_LOCK_LOST, SYS_ALM,
REALIGNED, CLK_REALIGNED.
JESD204C Receiver
The JESD204C receiver is not upset immune, but is designed to
be free from functional interrupts (can recover automatically from
upsets). See JESD204C Reliability.
Interpolation Filters (DUC and DES2X filters)
The interpolation filters are not upset immune and can generate
glitches when upset. The filters do not suffer from functional
interrupts.
NCOs in DUCs
The radiation sensitivity of the NCO is TBD.
Temperature Sensor
The ADC inside the temperature sensor is not upset immune. To
improve reliability, the recommendation is to read TS_TEMP three or
more times, and compute the median value.
9.1.7.1 SPI Programming
The SPI interface and register set are implemented with upset immune logic. The state of writable SPI registers
will not be altered by radiation. The Fast-Reconfiguration interface is not upset immune and should not be
enabled in radiation environments.
9.1.7.2 JESD204C Reliability
The JESD204C receiver is implemented with high speed flip-flops that are not single-upset-immune. As a result,
the JESD204C link can experience various errors when exposed to radiation.
To improve the overall reliability of the link and make sure the link can automatically recover from an upset,
several recommendations should be followed.
1. Use subclass 1 operation by setting SUBCLASS=1.
2. 64b/66b link encoding (JENC=1) is preferred over 8b/10b encoding. The 64b/66b link layer provides full-time
block and EMB synchronization (pilot) signals, so misalignment caused by radiation can be detection quickly
and consistently. In contrast, the 8b/10b link layer relies on synchronization characters that do not have a
high occurrence rate, so misalignment takes longer to detect.
3. Use a periodic and continuous SYSREF signal. Keep SYSREF alignment enabled at all times in the Tx
and Rx devices. If radiation upsets the Tx or Rx LMFC/LEMC, the SYSREF signal will re-establish their
phase and keep the Rx and Tx synchronized. If this recommendation is not followed, radiation can cause a
persistent change in the link latency, or cause lanes to be persistently misaligned (causing persistent, corrupt
samples to be sent to the DAC).
4. 4. The transmitting logic device that provides data to the SerDes receiver should be designed with radiation
tolerance in mind. Recommendations include:
a. When possible, align counters continuously to SYSREF.
DAC39RF10-SP, DAC39RF10-SEP
DAC39RFS10-SP, DAC39RFS10-SEP
SBAS932A – MARCH 2024 – REVISED FEBRUARY 2026
www.ti.com
200
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: DAC39RF10-SP DAC39RF10-SEP DAC39RFS10-SP DAC39RFS10-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com