Target Address

S

R/W

A

Register Address

A

Data

A/A

P

1

7

1

1

8

1

1

1

8

From controller to target

From target to controller

A = Acknowledge (SDA low)

A = Not acknowledge (SDA high)

S = START condition

Sr = REPEATED START condition

P = STOP condition

"0" Write

Sr

Target Address

R/W

"1" Write

A

1

1

1

7

Figure 6-8. “Read” Data Transfer Format in Standard, Fast, and Fast-Plus Modes

6.5.4 I2C Target Address

6.5.4.1 I2C Target Address Description

By setting the ADDR pin to three different states: high, floating, or low, three I2C target addresses of the

TPS61371 can be configured: 0x72, 0x73 or 0x74. Table 6-2 shows the detailed ADDR pin states and the

corresponding I2C target address.

Table 6-2. I2C Target Addresses

ADDR PIN STATES

ADDR PIN VOLTAGE

I2C TARGET ADDRESS

High

1.2V to 5.5V

0x72

Floating

0x73

Low

GND to 0.4V

0x74

TPS61371

SLVSI31 – APRIL 2026

www.ti.com

16

Submit Document Feedback

Copyright © 2026 Texas Instruments Incorporated

Product Folder Links: TPS61371